[go: up one dir, main page]

JPS63207151A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS63207151A
JPS63207151A JP4071287A JP4071287A JPS63207151A JP S63207151 A JPS63207151 A JP S63207151A JP 4071287 A JP4071287 A JP 4071287A JP 4071287 A JP4071287 A JP 4071287A JP S63207151 A JPS63207151 A JP S63207151A
Authority
JP
Japan
Prior art keywords
insulating film
etching
mask
opening
opening section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4071287A
Other languages
Japanese (ja)
Inventor
Hidekazu Nakano
仲野 英一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4071287A priority Critical patent/JPS63207151A/en
Publication of JPS63207151A publication Critical patent/JPS63207151A/en
Pending legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To form an opening section with an upper taper into an insulating film under the state, in which the whole surface is purified, positioning a diffuse transmitting body into an optical path reaching to an opening section in a semiconductor chip from a light source for laser light and etching the diffuse transmitting body. CONSTITUTION:The layer of a material having an etching rate slower than an insulating film is deposited onto the insulating film, and an opening section 6 is shaped and used as a mask. The board of an optical diffusing body, the plane of incidence of light of which is flattened and the plane of outgoing of which has fine irregularities, is positioned to the upper section of the mask, laser lights 8a are applied from an upper section, the insulating film is etched in an isotropic manner up to approximately half of thickness thereof, the residual insulating film in the opening section 6 is etched in an anisotropic manner with the exception of the optical diffusing body, and a conductor layer under the insulating film is exposed. The mask is removed, the insulating film is gotten rid of through etching from the surface until the thickness of the insulating film etched in the isotropic manner is reduced by approximately half, and an upper layer wiring being connected to the conductor layer and extending on the insulating film is formed. Accordingly, the opening section with a tapered section can be shaped into the insulating film under the state in which the whole surface is purified.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置の製造方法に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a method for manufacturing a semiconductor device.

〔従来の技術〕[Conventional technology]

最近のICの高集積化に伴い、配線の微細化も進み、配
線層の段差被覆性による品質が問題となってきた。
As ICs have become more highly integrated in recent years, interconnections have become increasingly finer, and the quality of interconnect layers due to step coverage has become a problem.

この対策として、半導体基板表面の絶縁膜を開孔して内
部の素子電極又は導電体コンタクトに上層配線層を形成
して接続する場合に、開孔部の上縁円周部にテーパを設
けて、上層配線層の段差被覆性を良くする必要がある。
As a countermeasure for this, when forming an upper wiring layer to connect an internal element electrode or conductor contact by opening a hole in the insulating film on the surface of a semiconductor substrate, a taper is provided at the circumference of the upper edge of the opening. , it is necessary to improve the step coverage of the upper wiring layer.

従来はこのテーパを設けるのに、ホトリソグラフィ技術
によりシリコン酸化膜上にマスクを形成した後に、NF
3+82の反応性ガスにレーザ光を当て生じた反応活性
種がシリコン酸化膜の開口部表面に吸着することによっ
て異方性エツチング反応が進み形成された円筒形の開口
部の上面に、更に等方性のウェットエツチング等を行っ
ていた。
Conventionally, to provide this taper, a mask was formed on the silicon oxide film using photolithography technology, and then NF
The reactive active species produced by applying laser light to the 3+82 reactive gas adsorbs to the surface of the opening in the silicon oxide film, resulting in an anisotropic etching reaction. Sexual wet etching was performed.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の半導体装置の製造方法は、絶縁膜の開孔
部の上縁にテーパを形成するウェットエツチング工程で
、絶縁膜の表面の汚染やダメージ等が原因となり、レー
ザ光によるエツチングの特長である洗浄かつダメージの
少ない絶縁膜を形成することは困難であるという問題が
あった。
The conventional semiconductor device manufacturing method described above uses a wet etching process to form a taper at the upper edge of the opening in the insulating film, which may cause contamination or damage to the surface of the insulating film, which is a disadvantage of etching using laser light. There has been a problem in that it is difficult to form an insulating film that can be cleaned and has little damage.

本発明の目的は、全表面が洗浄な状態で、絶縁膜中にテ
ーパ部を有する開孔部が形成できる半導体装置の製造方
法を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for manufacturing a semiconductor device in which an opening having a tapered portion can be formed in an insulating film while the entire surface is cleaned.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の半導体装置の製造方法は、半導体基板上に開孔
部を有する絶縁膜を介して半導体素子の電極または配線
となる導体層を形成する工程を有する半導体装置の製法
方法において、前記絶縁膜の上に該絶縁膜よりエツチン
グ速度の遅い材料の層を堆積し、開孔部を設けてマスク
とする工程と、光の入射面が平坦で射出面が微細凸凹を
有する面である光拡散物体の板を前記マスクの上方に置
き上方からレーザ光を照射して前記絶縁膜をその厚さの
半分程度まで等方性エツチングを行う行程と、前記光拡
散物体を除いて前記開孔部の残りの絶縁膜を異方性エツ
チングして前記絶縁膜の下である前記導体層の露出させ
る工程と、前記マスクを除去し、前記等方性エツチング
された絶縁膜部分の厚さが半分程度になるまで前記絶縁
を表面からエツチング除去する工程と、前記導体層に接
続し前記絶縁膜上に延在する上層配線を形成する工程と
を含んで構成される。
A method for manufacturing a semiconductor device according to the present invention includes a step of forming a conductor layer to serve as an electrode or wiring of a semiconductor element through an insulating film having an opening on a semiconductor substrate. A step of depositing a layer of material whose etching rate is slower than the insulating film on top of the insulating film and forming an opening to serve as a mask; and a light diffusing object whose light incident surface is flat and whose light exit surface has fine irregularities. A process of isotropically etching the insulating film to about half its thickness by placing the plate above the mask and irradiating laser light from above, and removing the light diffusing object and etching the remaining part of the opening. a step of anisotropically etching the insulating film to expose the conductor layer under the insulating film, and removing the mask so that the thickness of the isotropically etched insulating film portion is reduced to about half. and a step of forming an upper layer wiring connected to the conductor layer and extending over the insulating film.

〔実施例〕〔Example〕

次に、本発明の実施例について図面を参照して説明する
Next, embodiments of the present invention will be described with reference to the drawings.

第1図(a)〜(d)は本発明の一実施例を説明するた
めの工程順に示した半導体チップの断面図である。
FIGS. 1(a) to 1(d) are cross-sectional views of a semiconductor chip shown in the order of steps for explaining one embodiment of the present invention.

第1図(a)に示すように、半導体基板1の表面にシリ
コン酸化膜2と多結晶シリコン層4と更に厚さ1μm程
度のシリコン酸化膜3を重畳し、最上層にホトレジスト
層5を形成する。
As shown in FIG. 1(a), a silicon oxide film 2, a polycrystalline silicon layer 4, and a silicon oxide film 3 with a thickness of about 1 μm are superimposed on the surface of a semiconductor substrate 1, and a photoresist layer 5 is formed on the top layer. do.

ホトレジスト層5にはホトリソグラフィ技術によって通
訳的に開孔部6を形成する。
Openings 6 are formed in the photoresist layer 5 by photolithography.

次に、第1図(b)に示すように、NF3−1−H2の
ように反応性ガス中でレーザ光8aを入射面が平坦なす
りガラス板7を通して発生する拡散透過光8bを開孔部
に照射する。
Next, as shown in FIG. 1(b), the laser beam 8a is generated in a reactive gas such as NF3-1-H2 through the ground glass plate 7 with a flat incident surface, and the diffused transmitted light 8b is generated through the opening. irradiate.

ここで開孔部6から離れなすりガラス7からの拡散透過
光8bの一部が、ホトレジスト層5の開孔部6の下縁の
角と結ぶ左右の光線の下方向にまで照射されるので、レ
ーザ孔8aの拡散透過孔8bはシリコン酸化膜3の開孔
部直下のみならず横方向も照射される。
Here, a part of the diffused transmitted light 8b from the frosted glass 7 away from the aperture 6 is irradiated downward to the left and right light beams connecting with the lower edge corners of the aperture 6 of the photoresist layer 5. The diffused transmission hole 8b of the laser hole 8a is irradiated not only directly below the opening of the silicon oxide film 3 but also in the lateral direction.

このHF3+H2ガス中のレーザ光8aの照射をシリコ
ン酸化層3のエツチングの深さが厚さの半分程度になり
、ホトレジスト層5の開孔部6の縁がひさし状になるよ
うに等方性エツチングを継続し、シリコン酸化膜3に中
底部3bとテーパ9を有する開孔部を形成する。
Irradiation with the laser beam 8a in this HF3+H2 gas is performed isotropically so that the depth of etching of the silicon oxide layer 3 is about half of the thickness and the edge of the opening 6 of the photoresist layer 5 is shaped like an eaves. Then, an opening having a middle bottom portion 3b and a taper 9 is formed in the silicon oxide film 3.

次に、第1図(c)に示すように、すりガラス板7を除
き、ホトレジスト層5をマスクとし、HF3+H2ガス
中でレーザ光8aを照射して異方性エツチングすること
により、多結晶シリコン層4の露出部10を形成する。
Next, as shown in FIG. 1(c), the ground glass plate 7 is removed, and the polycrystalline silicon layer is anisotropically etched by irradiating the laser beam 8a in HF3+H2 gas using the photoresist layer 5 as a mask. 4 exposed portions 10 are formed.

次に、第1図(d)に示すように、ホトレシス)N5を
剥離してから、シリコン酸化膜3の表面を厚さの5〜3
0%程度除去して、開孔部6の縁の円周部にテーパ9の
一部を残した後、アルミニウム配線層10を堆積して形
成する。
Next, as shown in FIG. 1(d), after peeling off the N5 (photoresistor), the surface of the silicon oxide film 3 is coated to a thickness of 5 to 3
After removing approximately 0% and leaving a portion of the taper 9 at the circumferential portion of the edge of the opening 6, an aluminum wiring layer 10 is deposited and formed.

本実施例のエツチングとして第1図(b)〜(C)の光
照射工程をNH3+H2の反応性ガス中で行って、シリ
コン酸化膜3に開孔部6からの等方的に照射された部分
のカスエツチングを行ったが、直接引いレーザ光8aを
用いて光によるスパッタをしてもよい。
As the etching in this example, the light irradiation steps shown in FIGS. 1(b) to 1(C) were performed in a reactive gas of NH3+H2, and the portions of the silicon oxide film 3 that were isotropically irradiated from the openings 6 were Although the above etching was carried out, optical sputtering may also be carried out using a direct laser beam 8a.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、レーザ光の光源から半導
体チップの開孔部に至る光路中に拡散透過体を置いてエ
ツチングすることにより、全表面が、清浄な状態で、絶
縁膜中に上部テーパを有する開孔部を形成できる効果が
ある。
As explained above, in the present invention, by placing a diffusive transmitter in the optical path from the laser light source to the opening of the semiconductor chip and performing etching, the entire surface is kept clean while the upper part of the insulating film is etched. This has the effect of forming a tapered opening.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図<a)〜(d)は本発明の一実施例を説明するた
めの工程順に示した半導体チップの断面図である。 1・・・半導体基板、2.3・・・シリコン酸化膜、3
b・・・中底部、4・・・n形多結晶シリコン層、5・
・・ホトレジスト層、6・・・開孔部、7・・・すりガ
ラス板、8a・・・レーザ光、8b・・・拡散透過光、
9・・・テーパ、10・・・露出部、11・・・アルミ
ニウム配線層。 万1図 手続補正書 (自利  5゜ 1、事件の表示 昭和62年特許願第040712号2
 発明の名称 半導体装置の製造方法3、補正をする者 事件との関係       出 願 人件 所    
東京都港区芝五丁目33番1号名 称    (423
)  日本電気株式会社代表者  関 本 忠 弘 4、代理人 住 所 〒108東京都港区芝五丁目37番8号住友三
田ビル 補正の対象 明細書の発明の詳細な説明の瀾。 補正の内容 明細書の第3頁第3行目から4行目の「形成された円筒
形の開口部の上面に、更に」を「円筒形の開口部を形成
するに先だち予め」に補正する。
FIGS. 1A to 1D are cross-sectional views of a semiconductor chip shown in the order of steps for explaining an embodiment of the present invention. 1... Semiconductor substrate, 2.3... Silicon oxide film, 3
b... Middle bottom portion, 4... N-type polycrystalline silicon layer, 5...
... Photoresist layer, 6... Opening portion, 7... Ground glass plate, 8a... Laser light, 8b... Diffuse transmitted light,
9...Taper, 10...Exposed portion, 11...Aluminum wiring layer. 1, 1, Indication of the case, Patent Application No. 040712, 1988, 2
Title of the invention Semiconductor device manufacturing method 3, relationship to the amendment person case Application Person Place
5-33-1 Shiba, Minato-ku, Tokyo Name (423)
) NEC Corporation Representative: Tadahiro Sekimoto 4, Agent Address: Sumitomo Sanda Building, 37-8 Shiba 5-chome, Minato-ku, Tokyo 108 Detailed explanation of the invention in the revised specification. Amend "Additionally, on the upper surface of the formed cylindrical opening" in the third to fourth lines of page 3 of the description of the amendment to "prior to the formation of the cylindrical opening" .

Claims (1)

【特許請求の範囲】[Claims]  半導体基板上に開孔部を有する絶縁膜を介して半導体
素子の電極または配線となる導体層を形成する工程を有
する半導体装置の製法方法において、前記絶縁膜の上に
該絶縁膜よりエッチング速度の遅い材料の層を堆積し、
開孔部を設けてマスクとする工程と、光の入射面が平坦
で射出面が微細凸凹を有する面である光拡散物体の板を
前記マスクの上方に置き上方からレーザ光を照射して前
記絶縁膜をその厚さの半分程度まで等方性エッチングを
行う行程と、前記光拡散物体を除いて前記開孔部の残り
の絶縁膜を異方性エッチングして前記絶縁膜の下である
前記導体層の露出させる工程と、前記マスクを除去し、
前記等方性エッチングされた絶縁膜部分の厚さが半分程
度になるまで前記記録を表面からエッチング除去する工
程と、前記導体層に接続し前記絶縁膜上に延在する上層
記録を形成する工程とを含むことを特徴とする半導体装
置の製造方法。
In a method for manufacturing a semiconductor device, which includes a step of forming a conductive layer to serve as an electrode or wiring of a semiconductor element through an insulating film having an opening on a semiconductor substrate, a conductor layer having an etching rate lower than that of the insulating film is formed on the insulating film. Depositing layers of slow material;
A step of providing an aperture to form a mask, and placing a plate of a light diffusing object whose light entrance surface is flat and whose light exit surface has minute irregularities above the mask and irradiating the laser beam from above. isotropically etching the insulating film to about half its thickness; and anisotropically etching the remaining insulating film in the opening, excluding the light diffusing object, to remove the remaining insulating film under the insulating film. exposing the conductor layer and removing the mask;
a step of etching away the recording from the surface until the thickness of the isotropically etched insulating film portion is reduced to about half; and a step of forming an upper layer recording connected to the conductor layer and extending over the insulating film. A method for manufacturing a semiconductor device, comprising:
JP4071287A 1987-02-23 1987-02-23 Manufacture of semiconductor device Pending JPS63207151A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4071287A JPS63207151A (en) 1987-02-23 1987-02-23 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4071287A JPS63207151A (en) 1987-02-23 1987-02-23 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS63207151A true JPS63207151A (en) 1988-08-26

Family

ID=12588195

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4071287A Pending JPS63207151A (en) 1987-02-23 1987-02-23 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS63207151A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000050198A1 (en) * 1999-02-25 2000-08-31 Seiko Epson Corporation Method for machining work by laser beam

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000050198A1 (en) * 1999-02-25 2000-08-31 Seiko Epson Corporation Method for machining work by laser beam
US6563079B1 (en) 1999-02-25 2003-05-13 Seiko Epson Corporation Method for machining work by laser beam

Similar Documents

Publication Publication Date Title
US5444020A (en) Method for forming contact holes having different depths
US3670404A (en) Method of fabricating a semiconductor
JPH0447466B2 (en)
US7192804B2 (en) Semiconductor device and method for fabricating the same
JPS63207151A (en) Manufacture of semiconductor device
JPS5910059B2 (en) Manufacturing method for semiconductor devices
JPH04348030A (en) Inclined etching method
JP2002100558A (en) Method of painting thick film resist
JP3722809B2 (en) Semiconductor device and manufacturing method thereof
JPS63258022A (en) Manufacture of semiconductor device
KR100267778B1 (en) Method for forming pad of semiconductor device
KR19980084300A (en) Device isolation film formation method using a reflection suppression film
JPS6056286B2 (en) Method for forming electrode windows in semiconductor devices
JPS607736A (en) Manufacture of semiconductor device
KR930006133B1 (en) Contact hole formation method of MOS device
JPH0230134A (en) Manufacture of semiconductor device
JPH0513358A (en) Production of semiconductor device
JPS62202523A (en) Manufacture of semiconductor device
JPH01198059A (en) Manufacture of semiconductor device
JP2001068545A (en) Manufacture of semiconductor device
JPS58170050A (en) Manufacturing method of semiconductor device
JPH04116912A (en) Manufacture of thin-film semiconductor device
JPH02244628A (en) Manufacture of semiconductor device
JPS60186016A (en) Manufacture of semiconductor device
JPS63265447A (en) Manufacture of multilayer interconnection in semiconductor device