JPS63146663A - Stabilizing circuit for horizontal oscillation - Google Patents
Stabilizing circuit for horizontal oscillationInfo
- Publication number
- JPS63146663A JPS63146663A JP29401086A JP29401086A JPS63146663A JP S63146663 A JPS63146663 A JP S63146663A JP 29401086 A JP29401086 A JP 29401086A JP 29401086 A JP29401086 A JP 29401086A JP S63146663 A JPS63146663 A JP S63146663A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- capacitor
- noise
- horizontal oscillation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Synchronizing For Television (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明は、カラーテレビジョン受像機等に用いられる水
平発振周波数安定化回路に関するものである。DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a horizontal oscillation frequency stabilizing circuit used in color television receivers and the like.
従来の技術
従来の水平発振回路の一例を第2図に示す。この回路に
おいては、映像入力信号を端子20よりクランプコンデ
ンサ21と積分コンデンサ23を介して同期分離回路2
2に入力し、同期信号を映像信号から分離して出力し、
水平AFC回路24に入力する。水平AFC回路24に
はフライバックトランス26から水平パルスが入力され
、水平AFC回路25から抵抗31を介して水平発振回
路26に出力電圧が供給されて水平発振周波数を安定に
発振させている。2. Description of the Related Art An example of a conventional horizontal oscillation circuit is shown in FIG. In this circuit, a video input signal is passed from a terminal 20 through a clamp capacitor 21 and an integrating capacitor 23 to a sync separation circuit 2.
2, separates the synchronization signal from the video signal and outputs it,
The signal is input to the horizontal AFC circuit 24. A horizontal pulse is inputted to the horizontal AFC circuit 24 from a flyback transformer 26, and an output voltage is supplied from the horizontal AFC circuit 25 to the horizontal oscillation circuit 26 via a resistor 31 to stably oscillate the horizontal oscillation frequency.
発明が解決しようとする問題点
ところが、このような従来の回路では、映像信号がノイ
ズ信号のときは積分コンデンサ23で充分に積分されず
水平発振周波が変動する。又コンデンサ23の定数を大
きくすると、映像成分が積分され画像に異常が起きると
いう欠点があったっ本発明はかかる点に鑑みてなされた
もので、安定した水平発振周波数を得ることのできる回
路を提供することを目的とする。Problems to be Solved by the Invention However, in such a conventional circuit, when the video signal is a noise signal, it is not sufficiently integrated by the integrating capacitor 23, and the horizontal oscillation frequency fluctuates. Furthermore, when the constant of the capacitor 23 is increased, there is a drawback that image components are integrated and abnormalities occur in the image.The present invention was made in view of this problem, and provides a circuit that can obtain a stable horizontal oscillation frequency. The purpose is to
問題点を解決するための手段
本発明は、上記問題点を解決するために、同期検出回路
の出力信号が入力されるスイッチングトランジスタを同
期分離回路の映像入力回路に、設け、映像信号がある場
合はこのスイッチングトランジスタをオフにしノイズ信
号の場合はこのトランジスタをオンさせ、ノイズ信号の
みを除去することにより水平発振周波数を安定させるよ
うにしたものである。Means for Solving the Problems In order to solve the above problems, the present invention provides the video input circuit of the synchronization separation circuit with a switching transistor to which the output signal of the synchronization detection circuit is input, and when there is a video signal, The switching transistor is turned off, and in the case of a noise signal, this transistor is turned on, thereby stabilizing the horizontal oscillation frequency by removing only the noise signal.
作 用
本発明は上記した構成により、映像入力が無信号ノイズ
の時、この信号をスイッチングトランジスタによりノイ
ズ信号をコンデンサを介してアースに接続し、ノイズ信
号を同期分離回路に入力しないようにできることにより
、安定した水平発振周波数が得られる。According to the above-described configuration, when the video input is no-signal noise, the present invention connects the noise signal to the ground via the capacitor using the switching transistor, thereby preventing the noise signal from being input to the synchronization separation circuit. , a stable horizontal oscillation frequency can be obtained.
実施例
第1図は本発明の水平発振周波数安定回路の一実施例を
示すブロック図である。Embodiment FIG. 1 is a block diagram showing an embodiment of the horizontal oscillation frequency stabilizing circuit of the present invention.
第1図において、1は映像信号入力端子、2はクランプ
用コンすンサ、3は積分用コンデンサ、4は同期分離回
路であり、同期分離出力が水平AFC回路6とノイズキ
ラー用同期信号検出回路6に接続される。コンデンサ9
.コンデンサ10゜抵抗11は積分フィルターである、
水平AFC回路6の制御電圧は抵抗12を介して水平発
振回路7に接続される、可変抵抗器13は水平発振周波
数調整器であり、14は時定数用のコンデンサである。In Fig. 1, 1 is a video signal input terminal, 2 is a clamping capacitor, 3 is an integrating capacitor, and 4 is a sync separation circuit, and the sync separation output is a horizontal AFC circuit 6 and a noise killer sync signal detection circuit. Connected to 6. capacitor 9
.. The capacitor 10° and the resistor 11 are integral filters.
The control voltage of the horizontal AFC circuit 6 is connected to the horizontal oscillation circuit 7 via a resistor 12. The variable resistor 13 is a horizontal oscillation frequency adjuster, and 14 is a time constant capacitor.
8はフライバックトランスであり、水平パルスを供給す
る。同期信号検出回路6から抵抗30と積分コンデンサ
19を介してスイッチングトランジスタ18のベースに
検出出力が供給される。8 is a flyback transformer that supplies horizontal pulses. A detection output is supplied from the synchronizing signal detection circuit 6 to the base of the switching transistor 18 via a resistor 30 and an integrating capacitor 19.
スイッチングトランジスタ18のコレクタは抵抗15、
ダイオード16を介して直流電源ラインに接続され、又
コレクタはコンデンサ17を介して同期分離回路の入力
端子に接続されている。The collector of the switching transistor 18 is a resistor 15,
It is connected to a DC power supply line via a diode 16, and its collector is connected via a capacitor 17 to an input terminal of a synchronous separation circuit.
次に、この回路の動作を説明すると、同期信号検出回路
6にはフライバックトランス8と同期分離回路4が接続
されており、その出力はテレビ信号が有る場合は低レベ
ル、無い場合はハイレベルとなっている。この出力電圧
を抵抗3oを介しスイッチングトランジスタ18のペー
スに加える。′トランジスタ18のコレクタは抵抗15
とダイオード16を介して直流電源に接続されており、
したがってトランジスタ18はテレビ信号が有る場合は
オフ、無い場合はオンとなる。よって入力端子1から入
力される信号は、映像信号が無いノイズ状態ではコンデ
ンサ17.トランジスタ18を介してアースに接続され
、ノイズ信号は同期分離回路4に入力されない。又入力
端子1から入力される信号が映像信号である場合はトラ
ンジスタ18はオフとなり、映像信号はコンデンサ17
の影響を受けることなく同期分離回路4に入力されて正
規の同期分離動作が行なわれる。Next, to explain the operation of this circuit, a flyback transformer 8 and a synchronization separation circuit 4 are connected to the synchronization signal detection circuit 6, and its output is at a low level when there is a TV signal, and at a high level when there is no TV signal. It becomes. This output voltage is applied to the switching transistor 18 via the resistor 3o. 'The collector of transistor 18 is resistor 15
and is connected to a DC power supply via a diode 16,
Therefore, the transistor 18 is turned off when there is a television signal, and turned on when there is no television signal. Therefore, in a noise state where there is no video signal, the signal input from the input terminal 1 is transferred to the capacitor 17. It is connected to ground via the transistor 18, and no noise signal is input to the synchronous separation circuit 4. Further, when the signal input from the input terminal 1 is a video signal, the transistor 18 is turned off, and the video signal is transferred to the capacitor 17.
The signal is input to the synchronous separation circuit 4 without being affected by the synchronous separation, and a normal synchronous separation operation is performed.
発明の効果
以上のように、本発明によれば、きわめて簡易な回路構
成で信号入力の有無にかかわらず水平発振周波数の安定
化を可能にすることができる。Effects of the Invention As described above, according to the present invention, it is possible to stabilize the horizontal oscillation frequency with an extremely simple circuit configuration regardless of the presence or absence of signal input.
第1図は本発明の一実施例における水平発振周波数安定
化回路の回路図、第2図は従来例の水平発振周波数安定
化回路の回路図である。
1・・・・・・映像入力端子、15.30・・・・・・
抵抗、16・・・・・・ダイオード、17.19・・・
・・・コンデンサ、18・・・・・・トランジスタ、4
・・・・・・同期分離回路、5、・・・・。
水平AFC回路、6・・・・・・同期信号検出回路、7
・・・水平発振回路。FIG. 1 is a circuit diagram of a horizontal oscillation frequency stabilization circuit according to an embodiment of the present invention, and FIG. 2 is a circuit diagram of a conventional horizontal oscillation frequency stabilization circuit. 1...Video input terminal, 15.30...
Resistor, 16...Diode, 17.19...
... Capacitor, 18 ... Transistor, 4
....Synchronization separation circuit, 5, .... Horizontal AFC circuit, 6... Synchronization signal detection circuit, 7
...Horizontal oscillation circuit.
Claims (1)
力されたときに導通状態となるスイッチングトランジス
タを同期分離回路の映像信号入力回路に設け、このトラ
ンジスタのエミッタをアースに接続し、コレクタを抵抗
とダイオードを介して直流電源に接続するとともにコン
デンサを介して同期分離回路の映像入力回路に接続した
水平発振周波数安定化回路。A switching transistor that becomes conductive when the detection signal output from the synchronization signal detection circuit is input to the base is provided in the video signal input circuit of the synchronization separation circuit, the emitter of this transistor is connected to ground, and the collector is connected to a resistor. A horizontal oscillation frequency stabilization circuit connected to the DC power supply via a diode and connected to the video input circuit of the synchronous separation circuit via a capacitor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61294010A JP2558662B2 (en) | 1986-12-10 | 1986-12-10 | Horizontal oscillation frequency stabilization circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61294010A JP2558662B2 (en) | 1986-12-10 | 1986-12-10 | Horizontal oscillation frequency stabilization circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63146663A true JPS63146663A (en) | 1988-06-18 |
JP2558662B2 JP2558662B2 (en) | 1996-11-27 |
Family
ID=17802081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61294010A Expired - Lifetime JP2558662B2 (en) | 1986-12-10 | 1986-12-10 | Horizontal oscillation frequency stabilization circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2558662B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5220426A (en) * | 1988-02-05 | 1993-06-15 | Karlock James A | Circuitry for removing information from, or modifying information in, the vertical interval of a television signal |
-
1986
- 1986-12-10 JP JP61294010A patent/JP2558662B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5220426A (en) * | 1988-02-05 | 1993-06-15 | Karlock James A | Circuitry for removing information from, or modifying information in, the vertical interval of a television signal |
US5483291A (en) * | 1988-02-05 | 1996-01-09 | Karlock; James A. | Power saving video circuit and sync separator |
Also Published As
Publication number | Publication date |
---|---|
JP2558662B2 (en) | 1996-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870009555A (en) | Phase-locked loop stabilization circuit | |
US4263610A (en) | Controlled output composite keying signal generator for a television receiver | |
US4044375A (en) | Brightness control apparatus | |
US4660084A (en) | Television receiver with selectable video input signals | |
US3641258A (en) | Sample-and-hold circuit | |
US4660085A (en) | Television receiver responsive to plural video signals | |
JPS63146663A (en) | Stabilizing circuit for horizontal oscillation | |
US3780219A (en) | Signal processing circuit | |
JPS625559B2 (en) | ||
US4001879A (en) | Automatic hue-control apparatus for color television receivers | |
US4291336A (en) | Composite keying signal generator for a television receiver | |
US4337478A (en) | Composite timing signal generator with predictable output level | |
KR930011507B1 (en) | Tv-receiver having gate pulse generator | |
EP0024860B1 (en) | Dual standard television vertical deflection system | |
GB2102237A (en) | Chrominance signal processing circuits | |
JPS6049393B2 (en) | Color signal regeneration circuit | |
KR910001706Y1 (en) | Synchronous Isolation Noise Canceling Circuit | |
JPH03953B2 (en) | ||
KR930004637B1 (en) | A device for drawing out a control signal from the synchronization signal | |
KR900004376B1 (en) | Level stabilization circuit for video signal distribution | |
KR920006598Y1 (en) | Color singal processing circuit | |
KR910003465Y1 (en) | A black-level stabilization apparatus for tv | |
KR850001618Y1 (en) | TV horizontal oscillator phase control device | |
KR950000454Y1 (en) | TV screen jitter prevention circuit | |
PL77352B1 (en) |