[go: up one dir, main page]

JPS62160815A - Amplifier with input disconnection detection circuit - Google Patents

Amplifier with input disconnection detection circuit

Info

Publication number
JPS62160815A
JPS62160815A JP61002049A JP204986A JPS62160815A JP S62160815 A JPS62160815 A JP S62160815A JP 61002049 A JP61002049 A JP 61002049A JP 204986 A JP204986 A JP 204986A JP S62160815 A JPS62160815 A JP S62160815A
Authority
JP
Japan
Prior art keywords
amplifier
input
circuit
power supply
disconnection detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61002049A
Other languages
Japanese (ja)
Inventor
Ichiro Ikushima
生島 一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP61002049A priority Critical patent/JPS62160815A/en
Publication of JPS62160815A publication Critical patent/JPS62160815A/en
Pending legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は信号の入力断または入力レベルの検出機能を具
備した増幅器に係り、特に回路構成が簡単な入力断検出
回路付き増幅器に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to an amplifier having a function of detecting an input disconnection or an input level of a signal, and particularly relates to an amplifier with an input disconnection detection circuit having a simple circuit configuration.

〔発明の背景〕[Background of the invention]

従来の微小入力信号を増幅する回路において入力断を検
出するには、増幅された信号振幅を最大値検出回路など
により直流レベルに変換して、これを基皐レベルと比較
する必要があった。
In order to detect input interruption in conventional circuits that amplify minute input signals, it was necessary to convert the amplified signal amplitude to a DC level using a maximum value detection circuit or the like, and then compare this level with a reference level.

このため回路構成が複雑となる問題点があった。Therefore, there was a problem that the circuit configuration was complicated.

なおこの種の回路としては、たとえば”システム・アン
ド・サーキット・コンシダレージ璽ンズ・フォー・イン
チグレイティド・インダストリアル・ファイバ・オプテ
ィック・データリンクス″(” System and
 C1rcuit Con5iderationsfo
r Intz、qratad Indbztrial 
Fiber 0ptic DataLi3kg ” )
、(I E E E  TRANSACTIONS O
N COM−MUNICATIONS 、  Vol、
 CON −26,N17. pl、976〜982.
Jμty 1978 )に記載のものが挙げられる。
This type of circuit is, for example, "System and Circuit Considerations for Ingrated Industrial Fiber Optic Data Links".
C1rcuit Con5iderationsfo
r Intz,qratad Indbztrial
Fiber 0ptic DataLi3kg”)
, (I E E E TRANSACTIONS O
N COM-MUNICATIONS, Vol.
CON-26, N17. pl, 976-982.
Jμty 1978).

〔発明の目的〕[Purpose of the invention]

本発明の目的は回路構成が簡単かつ入力断検出特性の優
れた入力断検出回路付き増幅器を提供するにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide an amplifier with an input disconnection detection circuit that has a simple circuit configuration and has excellent input disconnection detection characteristics.

〔発明の概要〕[Summary of the invention]

本発明は、出力部に電源貫通電流が流れるインバータ形
式の増幅回路の入力と出力間に帰還抵抗を接続して帰還
形増幅器を構成し、上記電源貫通電流が信号入力時には
信号に応じ間欠状となって直流電源電流が低下するが入
力断時には定常的に流れて直流電源電流が増大するのを
利用してその直流電源電流の変化により入力断検出を行
なう入力断検出回路を付加してなる入力断検出回路付き
増幅器である。
The present invention configures a feedback amplifier by connecting a feedback resistor between the input and output of an inverter-type amplifier circuit in which a power supply current flows through the output section, and the power supply current flows in an intermittent manner depending on the signal when a signal is input. This input is made by adding an input disconnection detection circuit that detects an input disconnection based on changes in the DC power supply current, taking advantage of the fact that the DC power supply current decreases when the input is interrupted, and the DC power supply current increases. This is an amplifier with a disconnection detection circuit.

〔発明の実施例〕[Embodiments of the invention]

以下に本発明の一実施例を第1図ないし第6図により説
明する。
An embodiment of the present invention will be described below with reference to FIGS. 1 to 6.

第1図は本発明による入力断検出回路付き増幅器の第1
の実施例を示す回路図である。第1図において、1は増
幅器の入力端子、2は出力端子、3は入力断検出出力端
子、4は電源端子、5は入力断検出回路、6はインバー
タ形式の増幅回路、7は帰還抵抗、8は結合コンデンサ
である。入力断検出口j@5は電源端子4に接続した抵
抗5−1と比較器5−2からなり、電源端子4に流れる
電源電流Iを抵抗5−1の電圧降下により検出し、比較
器5−2を用いて入力断検出を行ない出力端子3より出
力する。増幅回路6は1源端子4と接地の間に2つのP
型MOSトランジスタ6−1とN型、MOSトランジス
タ6−2を縦積みに接続したCMOSインバータ回路か
らなり、通常のインバータロジック回路と同じ構成であ
る。増幅回路6の入力端と出力端の間に帰還抵抗7を設
け、増幅回路6の入力端と増幅器の入力端子1を結合コ
ンデンナ8により結合して帰還形増幅器を構成し、入力
端子1に入力された信号を増幅して出力端子2より出力
する。
FIG. 1 shows a first diagram of an amplifier with an input disconnection detection circuit according to the present invention.
It is a circuit diagram showing an example of. In FIG. 1, 1 is an input terminal of an amplifier, 2 is an output terminal, 3 is an input disconnection detection output terminal, 4 is a power supply terminal, 5 is an input disconnection detection circuit, 6 is an inverter type amplifier circuit, 7 is a feedback resistor, 8 is a coupling capacitor. The input disconnection detection port j@5 consists of a resistor 5-1 connected to the power supply terminal 4 and a comparator 5-2, and detects the power supply current I flowing to the power supply terminal 4 by the voltage drop across the resistor 5-1. -2 is used to detect input disconnection and output from output terminal 3. The amplifier circuit 6 has two P terminals between the 1-source terminal 4 and the ground.
It consists of a CMOS inverter circuit in which a type MOS transistor 6-1 and an N-type MOS transistor 6-2 are connected vertically, and has the same configuration as a normal inverter logic circuit. A feedback resistor 7 is provided between the input terminal and the output terminal of the amplifier circuit 6, and the input terminal of the amplifier circuit 6 and the input terminal 1 of the amplifier are connected by a coupling capacitor 8 to form a feedback type amplifier. The resulting signal is amplified and output from output terminal 2.

なお以下各図面を通じて同一符号または記号は同一また
は相当部分を示すものとする。
Note that the same reference numerals or symbols indicate the same or corresponding parts throughout the drawings.

第2図は第1図の増幅回路6の入力端と出力端の電圧と
電源電流Iの各波形を入力がある場合と入力がない場合
についてまとめて表示した説明図である。第2図により
第1図の入力断検出回路5の検出動作を説明する。まず
入力端子1に信号入力がない場合には、増幅回路6の入
力端と出力端が帰還抵抗7により同じ電位に保たれる。
FIG. 2 is an explanatory diagram in which the waveforms of the voltages at the input end and the output end of the amplifier circuit 6 of FIG. 1 and the power supply current I are collectively displayed for cases in which there is an input and cases in which there is no input. The detection operation of the input disconnection detection circuit 5 of FIG. 1 will be explained with reference to FIG. First, when there is no signal input to the input terminal 1, the input terminal and the output terminal of the amplifier circuit 6 are kept at the same potential by the feedback resistor 7.

この電位は、増幅回路6のCMO5のP型MOSトラン
ジスタ6−1とN型MOSトランジスタ6−2を同じ寸
法で形成して入力断検出回路5がないとすると、電源端
子4の電源電圧の半分の値となる。すなわち入力信号が
ないときの電源電流Iは出力電圧が電源電圧の半分の値
となるようにP型MOSトランジスタ6−1とN型MO
Sトランジスタ6−2に定常的に流れる直流室m、頁通
電流であって非常に大ぎい値である(第2図)。つぎに
大力端子1に信号人力がある場合には、増幅回路6の2
つのP型MOSトランジスタ6−1とN型MOSトラン
ジスタ6−2がスイッチ動作となり、電源電流Iは上記
の電源貫通電流よりも減少する。この入力信号が大きけ
れば、電源電流Iは入力信号波形の変化点(遷移時)で
のみ流れる間欠的な電流となり、を源電流1(J)直流
成分(平均値)は非常に小さな値となる(第2図)。こ
のようにして第2図に示すように、電源電流Iの直流成
分(平均値)は信号入力がない時には大きく、信号入力
がない時には小さくなるから、この電源電流Iの直流成
分の変化を入力断検出回路5により検出して入力断検出
を行なうことができる。
If the P-type MOS transistor 6-1 and the N-type MOS transistor 6-2 of the CMO 5 of the amplifier circuit 6 are formed with the same dimensions and there is no input disconnection detection circuit 5, this potential is half of the power supply voltage of the power supply terminal 4. The value is . In other words, the power supply current I when there is no input signal is connected to the P-type MOS transistor 6-1 and the N-type MO transistor 6-1 so that the output voltage is half the value of the power supply voltage.
The direct current flowing through the S transistor 6-2 is a DC current m, which has a very large value (FIG. 2). Next, if there is a signal power at the large power terminal 1, the 2 of the amplifier circuit 6
The two P-type MOS transistors 6-1 and the N-type MOS transistors 6-2 perform switching operations, and the power supply current I decreases more than the above-mentioned power supply through-current. If this input signal is large, the power supply current I will be an intermittent current that flows only at changing points (transitions) of the input signal waveform, and the DC component (average value) of the source current 1 (J) will be a very small value. (Figure 2). In this way, as shown in Figure 2, the DC component (average value) of the power supply current I is large when there is no signal input, and becomes small when there is no signal input, so the change in the DC component of the power supply current I is input. Input disconnection can be detected by detection by disconnection detection circuit 5.

第3図(σl、 Iblはそれぞれ第1図の入力断検出
回路5の具体的な回路構成側図である。第3図(α)に
おいて、入力断検出回路5は抵抗5−1とトランジスタ
5−3からなり、電源端子4に流れる電源電流Iにより
抵抗5−1に生じる電圧降下をトランジスタ5−3を用
いて増幅して入力断検出出力をつる。第3図(blにお
いて、入力断検出回路5は例えばホール効果を利用した
電流検出口115−4と比ci器5−5カ)らなり、電
源電流Iにより電流検出回路5−4に誘起される電圧と
参照電圧REFとを比較器5−5で比較して入力断検出
出力をうる。
FIG. 3 (σl and Ibl are side views of the specific circuit configuration of the input disconnection detection circuit 5 in FIG. 1, respectively. In FIG. 3 (α), the input disconnection detection circuit 5 includes a resistor 5-1 and a transistor 5. -3, the voltage drop that occurs in the resistor 5-1 due to the power supply current I flowing to the power supply terminal 4 is amplified using the transistor 5-3, and the input disconnection detection output is output. The circuit 5 includes, for example, a current detection port 115-4 using the Hall effect and a comparator 5-5), and is a comparator that compares the voltage induced in the current detection circuit 5-4 by the power supply current I with the reference voltage REF. 5-5 to obtain the input disconnection detection output.

ついで第4図(αl、 (blはそれぞれ本発明による
入力前検出回路付き増幅器の第2.第3の実施例を示す
回路図である。上記第1図の増幅器は」′〃幅回路6が
1段のC、V 05インバ一タ回′#51薄成であるの
に対し、この第4図fat、 (klの増幅器は増幅回
路6がそれぞれ2段、数段のCMOSインバータ回路構
成である。これらにより増幅率の増大および入力断検出
の高感度化がはかれる。なお第1図の増幅回路6はCu
O2を1個使用したインバータ形式の増幅回路であるが
、増幅回路6はCuO2を複数個使用したインバータ型
式の増幅回路やバイポータトランジスタを使用したイン
バータ型式の増幅回路であってよい。
Next, FIG. 4 (αl and (bl) are circuit diagrams respectively showing second and third embodiments of an amplifier with a pre-input detection circuit according to the present invention. In contrast to the one-stage C, V05 inverter circuit '#51 thin structure, the amplifier in Fig. .Thus, the amplification factor is increased and the sensitivity of input disconnection detection is increased.The amplifier circuit 6 in Fig. 1 is made of Cu.
Although this is an inverter type amplifier circuit using one O2, the amplifier circuit 6 may be an inverter type amplifier circuit using a plurality of CuO2 or an inverter type amplifier circuit using a biporter transistor.

第5図(αI、 (blはそれぞれ本発明による入力断
検出回路付き増幅器の第4.第5の実施例を示す回路図
である。上記第4図(glの増幅器は入力断検出回路5
の入力断検出出力を出力端子3にのみ出力する構成であ
るが、この第5図(αl、 IAIの増幅器は後段の増
幅回路6の電源端子4−1の電源回路にそれぞれP型M
OSトランジスタ9−1とバイポーラトランジスタ9−
2.9−3構成の電源カットオフ回路9を付加し、これ
に入力断検出回路5の出力端子3の出力を入力する構成
である。これらにより入力断検出出力で後段の増幅回路
6の電源をカットして、入力断時の電源貫通電流による
電源電流の増加および増幅回路6の消費電力の増大を防
止できる。
FIG. 5 (αI, (bl) are circuit diagrams respectively showing the fourth and fifth embodiments of the amplifier with an input disconnection detection circuit according to the present invention.
The configuration is such that the input disconnection detection output is output only to the output terminal 3, but the amplifier shown in FIG.
OS transistor 9-1 and bipolar transistor 9-
2. In this configuration, a power supply cutoff circuit 9 having a 9-3 configuration is added, and the output of the output terminal 3 of the input disconnection detection circuit 5 is input to this. As a result, the power to the amplifier circuit 6 at the subsequent stage is cut off by the input disconnection detection output, thereby preventing an increase in the power supply current and an increase in the power consumption of the amplifier circuit 6 due to the power supply through current when the input is disconnected.

第6図(αl、 (Alはそれぞれ本発明による入力断
検出回路付き増幅器の第6.第7の実施例を示す回路図
である。上記第5図(αl、 (Alの後段の1段構成
の増幅回路6に電源カットオフ回路9を付加した構成で
あるが、この第6図(αl、 (blの増幅器はそれぞ
れ上記第4図(blに対応して後段の複数段構成の増幅
回路6の1つの電源端子4−1の電源回路に1つの電源
カットオフ回路9、または複数の電源端子4−1〜4−
4ほかの電源回路に複数の電源カットオフ回路9−4〜
9−7ほかを付加した構成である。これらにより第5図
(α)。
FIG. 6 (αl, (Al) are circuit diagrams respectively showing the sixth and seventh embodiments of the amplifier with an input disconnection detection circuit according to the present invention. It has a configuration in which a power supply cutoff circuit 9 is added to the amplifier circuit 6 shown in FIG. One power supply cutoff circuit 9 for one power supply circuit of one power supply terminal 4-1, or a plurality of power supply terminals 4-1 to 4-
4 Multiple power supply cutoff circuits in other power supply circuits 9-4~
This is a configuration in which 9-7 and others are added. With these, Figure 5 (α).

(h)と同様の効果かえられ、第6図(Alの増幅器で
は後段の増幅回路6の各段に電源カットオフ回路9−4
〜9−7ほかを設けたことで各増幅回路6−1〜6−3
ほかの回路構成や電源電圧が異なる場合にも適用して同
様な効果かえられる。
The same effect as in (h) is obtained, as shown in FIG.
By providing ~9-7 and others, each amplifier circuit 6-1 ~ 6-3
The same effect can be achieved by applying this method to other circuit configurations and cases where the power supply voltage is different.

〔発明の効果〕〔Effect of the invention〕

以上に説明したように本発明によれば、簡単な回路で増
幅器が構成できかつ電源電流の直流成分で容易に入力断
検出できるので、回路構成が簡単かつ入力断検出特性の
優れた入力断検出回路付き増幅器が得られる。
As explained above, according to the present invention, an amplifier can be configured with a simple circuit and input disconnection can be easily detected using the DC component of the power supply current, so the input disconnection detection is simple in circuit configuration and has excellent input disconnection detection characteristics. An amplifier with a circuit is obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明による入力断検出回路付き増幅器の第1
の実施例を示す回路図、第2図は第1図の各部波形例図
、第3図(αl、 (b)は各々第1図の入力断検出回
路の回路構成側図、第4図(α)。 (Alは本発明による入力断検出回路付き増幅器の第2
.第3の実施例を示す回路図、第5図(α)。 Ih)は本発明による第4.第5の実施例を示す回路図
、第6図(αl、 (Alは本発明による第6.第7の
実施例を示す回路図である。 1・・・入力端子     2・出力端子3・・・入力
断検出出力端子 4・・・電m、端子     5・・・入力断検出回路
6・・・インバータ形式の増幅回路 7・・・帰還抵抗     8・・・結合コンデンサ9
・・・電源カットオフ回路 代理人弁理士  小 川 勝 男 元 11 32 霞 茎 3 口 (b)
FIG. 1 shows a first diagram of an amplifier with an input disconnection detection circuit according to the present invention.
2 is a diagram illustrating an example of waveforms at various parts in FIG. α) (Al is the second
.. FIG. 5 (α) is a circuit diagram showing a third embodiment. Ih) is the fourth embodiment according to the present invention. A circuit diagram showing the fifth embodiment, FIG. 6 (αl, (Al is a circuit diagram showing the sixth and seventh embodiments according to the present invention. - Input disconnection detection output terminal 4...Electrical m, terminal 5...Input disconnection detection circuit 6...Inverter type amplifier circuit 7...Feedback resistor 8...Coupling capacitor 9
...Power cut-off circuit patent attorney Masaru Ogawa 11 32 Kasumi 3 Kuchi (b)

Claims (1)

【特許請求の範囲】 1、出力部に電源貫通電流が流れるインバータ形式の増
幅回路の入力と出力間に帰還抵抗を接続した増幅器に、
上記電源貫通電流の変化により入力断検出を行なう入力
断検出回路を付加して成る入力断検出回路付き増幅器。 2、上記入力断検出回路の出力を上記増幅器の次段の増
幅器に設けた電源カットオフ回路に接続した特許請求の
範囲第1項記載の入力断検出回路付き増幅器。
[Claims] 1. An amplifier in which a feedback resistor is connected between the input and output of an inverter-type amplifier circuit in which a power supply through current flows in the output part,
An amplifier with an input disconnection detection circuit, which includes an input disconnection detection circuit that detects an input disconnection based on a change in the power supply through current. 2. The amplifier with an input disconnection detection circuit according to claim 1, wherein the output of the input disconnection detection circuit is connected to a power supply cutoff circuit provided in an amplifier at the next stage of the amplifier.
JP61002049A 1986-01-10 1986-01-10 Amplifier with input disconnection detection circuit Pending JPS62160815A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61002049A JPS62160815A (en) 1986-01-10 1986-01-10 Amplifier with input disconnection detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61002049A JPS62160815A (en) 1986-01-10 1986-01-10 Amplifier with input disconnection detection circuit

Publications (1)

Publication Number Publication Date
JPS62160815A true JPS62160815A (en) 1987-07-16

Family

ID=11518474

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61002049A Pending JPS62160815A (en) 1986-01-10 1986-01-10 Amplifier with input disconnection detection circuit

Country Status (1)

Country Link
JP (1) JPS62160815A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7830207B2 (en) 2008-04-23 2010-11-09 Nec Electronics Corporation Amplifier circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4622146Y1 (en) * 1968-03-26 1971-07-30

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4622146Y1 (en) * 1968-03-26 1971-07-30

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7830207B2 (en) 2008-04-23 2010-11-09 Nec Electronics Corporation Amplifier circuit

Similar Documents

Publication Publication Date Title
US20070188191A1 (en) Differential amplifier with over-voltage protection and method
US4598215A (en) Wide common mode range analog CMOS voltage comparator
JPWO2004010575A1 (en) Power amplifier device
JPH04179313A (en) Multivalued logic input circuit
JPH07170163A (en) Converter circuit
JPH02892B2 (en)
JP2004259902A (en) Semiconductor integrated circuit device
US7057445B2 (en) Bias voltage generating circuit and differential amplifier
US6323683B1 (en) Low distortion logic level translator
JPS62160815A (en) Amplifier with input disconnection detection circuit
JPH0843455A (en) Absolute value circuit
KR940013204A (en) Current source circuit and emitter coupled logic circuit
JPH09321555A (en) Differential amplifier for semiconductor integrated circuit
JP3385849B2 (en) Comparator with hysteresis adjustment function and current detection circuit
JP3088116B2 (en) Differential circuit
JPH08139531A (en) Differential amplifier
US6573795B2 (en) Low quiescent power class AB current mirror circuit
JP3063345B2 (en) Saturation prevention circuit
JP3648702B2 (en) Power amplifier IC and audio system
JPH03201809A (en) Differential output circuit
US6870389B2 (en) Differential circuit with current overshoot suppression
WO2022230018A1 (en) Semiconductor device
JPS6218979Y2 (en)
JP2904115B2 (en) Diode bridge circuit
JPH10224165A (en) Push-pull output circuit