JPS61334U - Tri-state gate element chip - Google Patents
Tri-state gate element chipInfo
- Publication number
- JPS61334U JPS61334U JP8322284U JP8322284U JPS61334U JP S61334 U JPS61334 U JP S61334U JP 8322284 U JP8322284 U JP 8322284U JP 8322284 U JP8322284 U JP 8322284U JP S61334 U JPS61334 U JP S61334U
- Authority
- JP
- Japan
- Prior art keywords
- tri
- gate element
- state gate
- element chip
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Logic Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の実施例を示す構成図、第２図は、第１
図に示すトライステートゲート素子チツプの利用例を示
す回路図、第３図は本考案の他の実施例及びその利用例
を同時に示す回路図、第４図及び第５図はトライステー
トゲート素子を用いた従来の回路構成を示す回路図であ
る。
１・・・トライステートゲート素子、２・・・信号ライ
ン、３・・・レシーバ、５・・・トライステートゲート
素子、７．１０・・・トライステートゲート素子チッ−
ブ、Ｒ０−０プルアップ抵抗。FIG. 1 is a configuration diagram showing an embodiment of the present invention, and FIG.
FIG. 3 is a circuit diagram showing another embodiment of the present invention and its usage example; FIGS. 4 and 5 are circuit diagrams showing an example of how the tri-state gate element chip shown in FIG. FIG. 2 is a circuit diagram showing a conventional circuit configuration used. DESCRIPTION OF SYMBOLS 1... Tri-state gate element, 2... Signal line, 3... Receiver, 5... Tri-state gate element, 7.10... Tri-state gate element chip.
B, R0-0 pull-up resistor.
Claims (1)
されたプルアップ抵抗とを一体化して成ることを特徴と
するトライステートゲート素子チップ。A tri-state gate element chip characterized by integrating a tri-state gate element and a pull-up resistor connected to the output side of this element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8322284U JPS61334U (en) | 1984-06-05 | 1984-06-05 | Tri-state gate element chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8322284U JPS61334U (en) | 1984-06-05 | 1984-06-05 | Tri-state gate element chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61334U true JPS61334U (en) | 1986-01-06 |
Family
ID=30631650
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8322284U Pending JPS61334U (en) | 1984-06-05 | 1984-06-05 | Tri-state gate element chip |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61334U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6380651U (en) * | 1986-11-12 | 1988-05-27 |
-
1984
- 1984-06-05 JP JP8322284U patent/JPS61334U/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6380651U (en) * | 1986-11-12 | 1988-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61334U (en) | Tri-state gate element chip | |
| JPS607156U (en) | mass marker circuit | |
| JPS5893046U (en) | semiconductor logic circuit | |
| JPS5811330U (en) | Waveform shaping circuit | |
| JPS5927633U (en) | Digital IC | |
| JPS59187225U (en) | Delay adjustment circuit | |
| JPS59118036U (en) | data input circuit | |
| JPS5868723U (en) | Frequency characteristic circuit | |
| JPS6115834U (en) | flip-flop circuit | |
| JPS6115826U (en) | delay line element | |
| JPS5952753U (en) | signal transmission circuit | |
| JPS60193599U (en) | Noise removal device in echo circuit | |
| JPS618313U (en) | constant voltage circuit | |
| JPS5996610U (en) | Bus abnormality detection circuit | |
| JPS60163850U (en) | Transmitting/receiving device | |
| JPS5885220U (en) | data reading circuit | |
| JPS60170898U (en) | Detection device | |
| JPS6133526U (en) | Comparator circuit | |
| JPS5830332U (en) | Schmitt circuit | |
| JPS597547U (en) | Relay drive circuit | |
| JPS5824852U (en) | card reader | |
| JPS5837229U (en) | logic circuit | |
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS59113770U (en) | Voltage judgment circuit | |
| JPS5920731U (en) | Digital IC |