JPS61137327A - Etching of interlayer insulation film - Google Patents
Etching of interlayer insulation filmInfo
- Publication number
- JPS61137327A JPS61137327A JP26035284A JP26035284A JPS61137327A JP S61137327 A JPS61137327 A JP S61137327A JP 26035284 A JP26035284 A JP 26035284A JP 26035284 A JP26035284 A JP 26035284A JP S61137327 A JPS61137327 A JP S61137327A
- Authority
- JP
- Japan
- Prior art keywords
- shape
- etching
- insulating film
- insulation film
- ion beam
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005530 etching Methods 0.000 title claims abstract description 23
- 239000011229 interlayer Substances 0.000 title claims abstract description 10
- 238000009413 insulation Methods 0.000 title abstract 3
- 238000010884 ion-beam technique Methods 0.000 claims abstract description 9
- 230000001678 irradiating effect Effects 0.000 claims abstract description 3
- 238000000034 method Methods 0.000 claims description 17
- 238000010586 diagram Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 3
- 238000000992 sputter etching Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は層間絶縁膜のエッチイブ方法(係夛、特に半導
体集積回路装置の層間絶縁膜のエツチング方法に関する
。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method of etching an interlayer insulating film, particularly to a method of etching an interlayer insulating film of a semiconductor integrated circuit device.
従来、層間絶縁膜をエツチングして、スルーホールを形
成するに当っては、フォトレジスト処理を行った後、液
状の薬品によるウェットエツチング法やプラズマエツチ
ング法、あるVh拡イオンエツチング法、もしくは前記
3法の組合せにより、エツチングを行りて来た。Conventionally, when etching an interlayer insulating film to form a through hole, after photoresist treatment, wet etching using liquid chemicals, plasma etching, a certain Vh expanded ion etching method, or the above-mentioned three methods are used. Etching has been carried out through a combination of laws.
しかし、これらエツチング法のうち、イオンエツチング
法は寸法精度良くエツチングできる反面。However, among these etching methods, the ion etching method can perform etching with high dimensional accuracy.
異方性エツチングであるため、第5図に示す様に、下層
配線1上に形成した絶縁pl&2のスルーホール部4の
断面形状が急岐でTo#)、続く配線工程で上層配*3
t−形成した際、スルーホール部4の肩50部分で段切
れと称する断IIIt−生じる欠点があったO
一方、ウェットエツチング法、プラズマエツチング法は
、第6図に示す様に1等方性エツチングでるるため、絶
縁膜2のスルーホール部4に於け ′る形状は傾斜をも
っており、次工程で配線3を形成しても、前述のような
断切れの必会拡無い反面。Because it is anisotropic etching, as shown in FIG.
On the other hand, the wet etching method and the plasma etching method have the disadvantage of causing a break called step break at the shoulder 50 portion of the through hole portion 4 when forming the etching. Because of the etching, the shape of the through-hole portion 4 of the insulating film 2 has a slope, and even if the wiring 3 is formed in the next step, the above-mentioned break will not necessarily widen.
スルーホール部4が横方向に拡るため微細化に不向きで
あプ、また傾斜も任意の形状を得ることが離しく、所望
のスルーホールを得にくい欠点があった0
〔発明が解決しようとする問題点〕
本発明の目的は、前記入点が解消され、精度よく微細な
スルーホールを得るようにした層間絶縁膜のエツチング
方法を提供することにある。Since the through-hole portion 4 expands laterally, it is not suitable for miniaturization, and the slope makes it difficult to obtain an arbitrary shape, making it difficult to obtain a desired through-hole. [Problems] An object of the present invention is to provide a method of etching an interlayer insulating film in which the above-mentioned dots are eliminated and fine through holes are obtained with high accuracy.
本発明の構成は、反応性ガス雰囲気中で熱線またはイオ
ンビームを照射することでエツチングする層間絶縁膜の
エツチング方法におiて、前記ビームのビーム形状を任
意に変て操作することにより、所望の形状を有するスル
ーホールを得ることを特徴とする。The structure of the present invention is a method for etching an interlayer insulating film by irradiating a hot ray or an ion beam in a reactive gas atmosphere. It is characterized by obtaining a through hole having the shape of.
久は図面を参照しながら本発明の詳細な説明する。 The present invention will be described in detail with reference to the drawings.
第7図は本発明の実施例で使用するビームの強度と拡が
りとの関係を示す特性図である。同図(おiて、熱線ビ
ームやイオンビーム等のビーム形状は、ガウス分布をし
てお勺、そのビーム径は、例えば近年マスクレスエツチ
ング法の一手法として用−られてiる集束形イオンビー
ムでは、0.1乃至α2μmはどの1[径であシ、その
形状は精度良く再現できる(°84応用物理学会予稿集
29p−W−5)。しかも、そのビーム形状は、任意の
形に作ることは容易なことであ)、たとえば台形状のビ
ームは前述の第7図のビームを横方向にスキャンニング
すれば、m1図の形状が得られる。FIG. 7 is a characteristic diagram showing the relationship between beam intensity and spread used in the embodiment of the present invention. The same figure (note that the beam shape of a heat ray beam, ion beam, etc. has a Gaussian distribution, and the beam diameter is, for example, a focused ion beam used in recent years as a method of maskless etching). For beams, the shape can be reproduced with high accuracy regardless of the diameter between 0.1 and α2μm (°84 Applied Physics Society Proceedings 29p-W-5).Moreover, the beam shape can be made into any shape. For example, if a trapezoidal beam is scanned in the lateral direction of the beam shown in FIG. 7, the shape shown in FIG. m1 can be obtained.
この場合、ビームの側面はガウス分布をしているが°、
スキャンしながらビーム強rtt臘次増加させ、一定強
健でスキャンし、次−で順次減少させれば第2図のよう
な任意のプロファイルを描くことが出来る。この第2図
のビームを横方向のみならず縦方向にもスキャンニング
すれば任意の傾きをもつスリバチ状のビームが得られる
ことになる。In this case, the sides of the beam have a Gaussian distribution, but °
By gradually increasing the beam strength rtt while scanning, scanning at a constant strength, and then decreasing it sequentially, an arbitrary profile as shown in Fig. 2 can be drawn. If the beam shown in FIG. 2 is scanned not only in the horizontal direction but also in the vertical direction, a sliver-shaped beam having an arbitrary inclination can be obtained.
このようにして形成したビームを絶縁膜に照射すると、
ビーム*iの太き一部分は、絶縁膜に照射されるエネル
ギーが多く、よシ反応性に富む所からエツチング速度が
大きく、早くエツチングできる。一方、ビーム強度の弱
い所は、反対にエツチング速度は小さい。When the beam formed in this way is irradiated onto the insulating film,
The thick part of the beam *i irradiates the insulating film with a lot of energy and is highly reactive, so the etching speed is high and it can be etched quickly. On the other hand, in areas where the beam intensity is weak, the etching rate is low.
従って、第2図のビーム形状を有するビームを絶縁膜に
照射すると、第3図に示す様な断面形状で絶縁膜2がエ
ツチングされ初め、ビーム6の強直の大きい部分が第4
図に示す様に絶縁膜2を完全にエツチング除去するまで
照射すると、そのエツチング面の形状は照射ビーム6の
形状に類似した形とすることが出来る。ここで反応性ガ
スが絶縁膜2t−エツチングするが、配置tllはエツ
チングしないガスを選択すれば良く、多少のオーバーエ
ッチが生じても若干幅が拡がるだけで、傾きは同じとな
る。Therefore, when the insulating film is irradiated with a beam having the beam shape shown in FIG. 2, the insulating film 2 begins to be etched in a cross-sectional shape as shown in FIG.
As shown in the figure, when the insulating film 2 is irradiated until it is completely etched away, the shape of the etched surface can be made similar to the shape of the irradiation beam 6. Here, the reactive gas etches the insulating film 2t, but a gas that does not etch the insulating film 2t may be selected for the arrangement tll, and even if some overetching occurs, the width will only expand slightly and the slope will remain the same.
次いで、他の部分のスルーホール位置で順次前記の通シ
照射を繰返すことで、必要な個所にスルーホールを形成
できる。この時、ビームの形状を一定とすれば同一のス
ルーホールが形成できるが、ビームの形状は任意に変え
ることが出来る所から、1個1個のスルーホールの形状
を希望する形とすることは容易である。Next, by sequentially repeating the above-described through-irradiation at through-hole positions in other parts, through-holes can be formed at necessary locations. At this time, if the shape of the beam is kept constant, the same through-hole can be formed, but since the shape of the beam can be changed arbitrarily, it is difficult to make each through-hole the desired shape. It's easy.
以上説明した様に、本発明によれは、イオンビームO形
状を任意に形成できるため、今まで確−的にしか行い得
なかりたスルーホールが、必要とする形状に容易に作成
でき、また任意の位置に精度良く作成することが出来る
という効果が得られる。As explained above, according to the present invention, since the ion beam O shape can be formed arbitrarily, through holes, which could only be formed reliably until now, can be easily formed into the required shape. The effect is that it can be created at any position with high precision.
第1図は本発明の実施例のエツチング方法で使用される
ビームを横方向にスキャンニングした場合のビーム形状
を示す特性図、第2図は本発明の実施例のエツチング方
法で使用されるビームの強度を順次増減しながらスキャ
ンニングした場合のビーム形状を示す特性図、第3図は
絶縁膜上に第5図に示す形状のビームを照射してエツチ
ングを開始した時の照射部の断面図、第4図は第3図の
状態から下層配線材の所までエツチングが進行した時の
照射部の断面図、第5図′は従来のイオンエツチング法
で作成し九スルーホールの断面図、第6図は従来のウェ
ットあるいはプラズマエッチング法で作成したスルーホ
ールの断面図、第7図はイオンビームの強度分布の形状
を示す特性図であるO
なお図に於いて、1・・・・・・下層配線、2・・・・
・・層間絶縁膜、3・・・・・・上層配線、4・・・・
・・スルーホール部、5・・・・−・スルーホール肩部
、6・・・・・・ビーム。FIG. 1 is a characteristic diagram showing the beam shape when the beam used in the etching method according to the embodiment of the present invention is scanned in the horizontal direction, and FIG. 2 is a characteristic diagram showing the beam shape used in the etching method according to the embodiment of the present invention. Figure 3 is a cross-sectional view of the irradiated area when the insulating film is irradiated with the beam having the shape shown in Figure 5 and etching is started. , Fig. 4 is a cross-sectional view of the irradiated area when etching has progressed from the state shown in Fig. 3 to the lower wiring material, Fig. 5' is a cross-sectional view of nine through-holes created by the conventional ion etching method, and Fig. Figure 6 is a cross-sectional view of a through hole created by conventional wet or plasma etching methods, and Figure 7 is a characteristic diagram showing the shape of the ion beam intensity distribution. Lower layer wiring, 2...
...Interlayer insulating film, 3... Upper layer wiring, 4...
...Through hole part, 5...-Through hole shoulder part, 6...Beam.
Claims (1)
射することでエッチングする層間絶縁膜のエッチング方
法に於いて、前記ビームのビーム形状を任意に変えて操
作することにより、所望の形状を有するスルーホールを
得ることを特徴とする層間絶縁膜のエッチング方法。In a method of etching an interlayer insulating film by irradiating a hot ray or ion beam in a reactive gas atmosphere, a through hole having a desired shape is formed by arbitrarily changing the shape of the beam and manipulating the beam. 1. A method of etching an interlayer insulating film, characterized by:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26035284A JPS61137327A (en) | 1984-12-10 | 1984-12-10 | Etching of interlayer insulation film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26035284A JPS61137327A (en) | 1984-12-10 | 1984-12-10 | Etching of interlayer insulation film |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61137327A true JPS61137327A (en) | 1986-06-25 |
Family
ID=17346766
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP26035284A Pending JPS61137327A (en) | 1984-12-10 | 1984-12-10 | Etching of interlayer insulation film |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61137327A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002095085A1 (en) * | 2001-05-22 | 2002-11-28 | Infineon Technologies Ag | Method for producing a layer with a predefined layer thickness profile |
JP2007209000A (en) * | 2007-02-21 | 2007-08-16 | Infineon Technologies Ag | Method for producing a layer having a predetermined layer thickness characteristic |
-
1984
- 1984-12-10 JP JP26035284A patent/JPS61137327A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002095085A1 (en) * | 2001-05-22 | 2002-11-28 | Infineon Technologies Ag | Method for producing a layer with a predefined layer thickness profile |
EP1816233A2 (en) * | 2001-05-22 | 2007-08-08 | Infineon Technologies AG | Method for manufacturing a layer with a predefined layer thickness profile |
EP1816233A3 (en) * | 2001-05-22 | 2007-08-22 | Infineon Technologies AG | Method for manufacturing a layer with a predefined layer thickness profile |
JP2007209000A (en) * | 2007-02-21 | 2007-08-16 | Infineon Technologies Ag | Method for producing a layer having a predetermined layer thickness characteristic |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3398376B2 (en) | Method of manufacturing via hole in polymer dielectric layer | |
US20040087162A1 (en) | Metal sacrificial layer | |
US20040075159A1 (en) | Nanoscopic tunnel | |
US20040077107A1 (en) | Method of making nanoscopic tunnel | |
CN107924818B (en) | Method of patterning a substrate | |
US20060205190A1 (en) | Semiconductor etching apparatus and method of etching semiconductor devices using same | |
JP2018521509A5 (en) | Method for patterning a substrate | |
JPH0258328A (en) | Ion beam processing method | |
JP2988455B2 (en) | Plasma etching method | |
JP2810435B2 (en) | Laser processing method | |
US6291359B1 (en) | Methods of forming openings and methods of controlling the degree of taper of openings | |
JP3036506B2 (en) | Method of manufacturing batch aperture for electron beam exposure apparatus | |
JPS61137327A (en) | Etching of interlayer insulation film | |
KR20200113000A (en) | Method for achieving sidewall etching | |
US7094711B2 (en) | Micro pipe manufacturing method | |
JPS59126634A (en) | Formation of pattern | |
JP2003179031A (en) | MACHINING METHOD OF Si SEMICONDUCTOR FINE STRUCTURE DUE TO ION BEAM IMPLANTATION LITHOGRAPHY OF INORGANIC MULTILAYER RESIST AND INTEGRATED CIRCUIT, DEVICE, AND MICROMACHINE COMPONENT THEREBY | |
KR0167284B1 (en) | Slope etching method | |
JPH0645590A (en) | Formation of semiconductor quantum fine line | |
JP4184885B2 (en) | Vertical hole machining method on silicon substrate | |
JPS5976428A (en) | Formation of fine pattern | |
JPH118222A (en) | Silicon substrate processing method | |
KR930008841B1 (en) | Contact hole forming method | |
KR100200737B1 (en) | Method for forming a contact hole of a semiconductor device | |
JPH02125427A (en) | Forming method for contact hole |