[go: up one dir, main page]

JPS60120273A - Target position detecting apparatus - Google Patents

Target position detecting apparatus

Info

Publication number
JPS60120273A
JPS60120273A JP58228244A JP22824483A JPS60120273A JP S60120273 A JPS60120273 A JP S60120273A JP 58228244 A JP58228244 A JP 58228244A JP 22824483 A JP22824483 A JP 22824483A JP S60120273 A JPS60120273 A JP S60120273A
Authority
JP
Japan
Prior art keywords
gate
target
picture
circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58228244A
Other languages
Japanese (ja)
Other versions
JPH0135305B2 (en
Inventor
Masaari Domon
土門 完在
Hiroshi Higuchi
博 樋口
Takashi Ishigaki
石垣 隆司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Technical Research and Development Institute of Japan Defence Agency
Original Assignee
Mitsubishi Electric Corp
Technical Research and Development Institute of Japan Defence Agency
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp, Technical Research and Development Institute of Japan Defence Agency filed Critical Mitsubishi Electric Corp
Priority to JP58228244A priority Critical patent/JPS60120273A/en
Publication of JPS60120273A publication Critical patent/JPS60120273A/en
Publication of JPH0135305B2 publication Critical patent/JPH0135305B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01SRADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S3/00Direction-finders for determining the direction from which infrasonic, sonic, ultrasonic, or electromagnetic waves, or particle emission, not having a directional significance, are being received
    • G01S3/78Direction-finders for determining the direction from which infrasonic, sonic, ultrasonic, or electromagnetic waves, or particle emission, not having a directional significance, are being received using electromagnetic waves other than radio waves
    • G01S3/782Systems for determining direction or deviation from predetermined direction
    • G01S3/785Systems for determining direction or deviation from predetermined direction using adjustment of orientation of directivity characteristics of a detector or detector system to give a desired condition of signal derived from that detector or detector system
    • G01S3/786Systems for determining direction or deviation from predetermined direction using adjustment of orientation of directivity characteristics of a detector or detector system to give a desired condition of signal derived from that detector or detector system the desired condition being maintained automatically
    • G01S3/7864T.V. type tracking systems
    • G01S3/7865T.V. type tracking systems using correlation of the live video image with a stored image

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Closed-Circuit Television Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

PURPOSE:To attain to accelerate the detection speed of a target and to enhance the tracking capacity of said target by reducing a correlation operating time, by compressing data by providing an adder circuit for adding picture elements of a picture cut off by gates in horizontal and vertical directions. CONSTITUTION:An image signal is subjected to A/D conversion and a picture 16 is cut off by the first gate 15 of a gate circuit 4 and, in the succeeding picture, a picture 18 is cut off by the second gate 17 of a gate circuit 5. In this case, the data of the picture 16 is compressed by an adder circuit 19 and, similarly, the data of the picture 18 is compressed by an adder circuit 20. The compressed data are stored in memories 21, 22 and operation is performed in a correlation operating circuit 8 by using these compressed data. Therefore, a correlation operating time is reduced to accelerate the detection speed of a target and the tracking capacity of the target can be enhanced.

Description

【発明の詳細な説明】 この発明は、相関演算を用いて、目標位置を検出する検
出装置に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a detection device that detects a target position using correlation calculation.

従来のこの種装置においては1次のようなものがあった
In conventional devices of this kind, there has been a first-order type.

第2図は従来の装置の構成の一例を示す図であって、(
1)は映像信号、(2)はA/D変換器、(3)は切換
器、 +41. +51はゲート回路、 +61. (
71はメモリ、(8)は相関演算回路、(9)は相関係
数信号、ααはゲートシフト回路、ODはゲート位置信
号、 (12+は相関係数判定回路、α急は目標位置信
号である。
FIG. 2 is a diagram showing an example of the configuration of a conventional device.
1) is a video signal, (2) is an A/D converter, (3) is a switch, +41. +51 is a gate circuit, +61. (
71 is a memory, (8) is a correlation calculation circuit, (9) is a correlation coefficient signal, αα is a gate shift circuit, OD is a gate position signal, (12+ is a correlation coefficient judgment circuit, and α is a target position signal. .

映像信号(1)はA/D変換器(2)でデジタル信号に
変換される。初期画面においては、切換器(3)は端子
l側に接続され、目標を囲んで手動設定されたゲート回
路(4)によりゲート内の画が切りだされて。
The video signal (1) is converted into a digital signal by an A/D converter (2). On the initial screen, the switch (3) is connected to the terminal l side, and the image inside the gate is cut out by the manually set gate circuit (4) surrounding the target.

メモリ(6)に格納される。Stored in memory (6).

続く画面からは、切換器(3)は端子2側に接続される
From the next screen, the switch (3) is connected to the terminal 2 side.

第2図は0画面と、第1および第2のゲートとの関係を
示す図であって、04Jは画面、05Jは第1のゲー)
、(161は第lのゲートで切りだされた画、 Q7+
は第2のゲート、aa+は$2のゲートで切りだされる
画である。
FIG. 2 is a diagram showing the relationship between the 0 screen and the first and second gates, where 04J is the screen and 05J is the first game)
, (161 is the image cut out at the lth gate, Q7+
is the image extracted by the second gate, and aa+ is the image extracted by the $2 gate.

続く画面においては、第2のゲー) (17+の1つの
設定位置で切りとられる画叫な用いて9次の相関係数が
演算される。
In the following screen, the 9th order correlation coefficient is calculated using the image cut off at one setting position of (2nd game) (17+).

いま、第1のゲートで切りだされた画側をlai、j1
1≦i≦m、 1≦j≦n)、第2のゲートで切りださ
れる画はを(bi十に、j+ell≦i≦m、1≦j≦
n)とする。
Now, the image side cut out by the first gate is lai, j1
1≦i≦m, 1≦j≦n), the image cut out by the second gate is (bi 10, j+ell≦i≦m, 1≦j≦
n).

ここで、tk、Iりは、第2のゲートの位置を表わし。Here, tk and I represent the position of the second gate.

例えば、 lk、 /l= (0,01は、第2のゲー
トが図の左上のすみにあることを示している。
For example, lk, /l= (0,01 indicates that the second gate is in the upper left corner of the diagram.

このとき9次の相関係数Ck、 eが相関演算回路(8
)で演算される。
At this time, the 9th order correlation coefficient Ck, e is calculated by the correlation calculation circuit (8
) is calculated.

Ck、 e= J ”E l bi+に、 j+e−a
 i、 jl −−−−−1l13=l 1=1 1つの(k、e)においてCk、eがめられると、ゲー
トシフト回路−は、第2のゲート位置をl−+1+1に
シフトし、るるいは、第2のゲート位置が画面α養の右
端までくれば、に−+に+1./→0に第2のゲート位
置を移動して、新たな位置において、相関係数が同様C
二求められる。
Ck, e= J ”E l bi+, j+e−a
i, jl −−−−1l13=l 1=1 When Ck, e is found in one (k, e), the gate shift circuit shifts the second gate position to l−+1+1 and If the second gate position reaches the right edge of the screen α, then -+ +1. /→Move the second gate position to 0, and at the new position, the correlation coefficient is the same as C
Two required.

第3図は各1に、 e)位置におけるCk、 e の分
布の” 例ヲ示を図テ、k = kt、 1=lsニオ
イC、画Q81は画u61と最も良く整合し、このとき
Ck、 eは算小値を示す。
Figure 3 shows an example of the distribution of Ck and e at each position, k = kt, 1 = ls odor C, picture Q81 matches best with picture u61, and then Ck , e indicates the decimal value.

Ck、 eを表わす相関係数信号は相関係数判定回路(
2)に入力され、また同時に、(k、elを表わすゲー
ト位置信号aυが入力され、ここで、 Ck、 eが最
小となる(k、el、が検出され、目標位置信号αJと
して出力される。
The correlation coefficient signals representing Ck and e are processed by a correlation coefficient determination circuit (
2), and at the same time, a gate position signal aυ representing (k, el) is input, where Ck, e becomes the minimum (k, el) is detected and output as a target position signal αJ. .

この目標位置信号u3は、追尾したい目標の画(161
と最も整合した画の位置を示す信号であるので。
This target position signal u3 is an image of the target to be tracked (161
This is the signal that indicates the position of the image that is most consistent with the .

この信号を、たとえば、撮像器の光軸方向を制御するサ
ーボ機構に入力すれば、目標が追尾されることになる。
If this signal is input to, for example, a servo mechanism that controls the optical axis direction of the imager, the target will be tracked.

ところで、従来のこの種装置においては、(1)式の演
算において、(nXm3回の加減算ならびに絶対値化が
必要であり、さらに、 (kxe1回の(11式の演算
が必要である。
By the way, in the conventional device of this type, in the calculation of equation (1), (nXm3 additions and subtractions and absolute value conversion are required, and (kxe1 calculation of (11) are required.

例えば、m−n=30.に=e=30とすると、8.l
X10’回の(加算十減算+絶対値演算)が必要となり
For example, m−n=30. If = e = 30, then 8. l
X10' times (addition, ten subtraction + absolute value operation) are required.

1回あたりのこれら演算時間が1マイクロ秒であっても
、すべてのCk、eをめるには0.8秒もかかるので、
実時間で目標を追尾することは著しく困難か、不可能と
なることがわかる。
Even if the time for each calculation is 1 microsecond, it takes 0.8 seconds to calculate all Ck and e.
It can be seen that tracking the target in real time becomes extremely difficult or impossible.

この発明は、データ圧縮により、これらの欠点を除去す
る手段を提供するものであって、以下。
The present invention provides a means to eliminate these drawbacks through data compression, as described below.

図を用いてこの発明の詳細な説明する。The present invention will be described in detail with reference to the drawings.

第4図は、この発明の構成の1実施例を示す図であって
、a(支)、■は加算回路、(2D、@はメモリでめり
、映像信号(11をA/D変換し、初期画面においてゲ
ート回路(4)により、第lのゲートaωで両頭が切り
とられる過程、ならびに、続く画面において。
FIG. 4 is a diagram showing one embodiment of the configuration of the present invention, in which a (branch), , the process in which both heads are cut off by the l-th gate aω by the gate circuit (4) in the initial screen, and in the subsequent screen.

ゲート回路(5)により、第2のゲートα7)により両
頭が切りとられる過程は従来の装置と同様なので。
The process in which both ends are cut off by the gate circuit (5) and the second gate α7) is the same as in the conventional device.

説明を省略する。The explanation will be omitted.

第5図は、データ圧縮の方法を示す図であって。FIG. 5 is a diagram showing a data compression method.

ゲート回路(4)で切りとられる両頭(ai、jll≦
i≦m。
Both ends (ai, jll≦
i≦m.

l≦J≦n)は、加算回路u壜において、第5因(荀に
示すようζ二1次のデータ(pill≦i≦m)および
(q111≦j≦n)に圧縮される。
l≦J≦n) is compressed into ζ21st order data (pill≦i≦m) and (q111≦j≦n) in the adder circuit U bottle as shown in the fifth factor (Xu).

同様(二、ゲート回路(5)で切りとられる画Q8)(
bi+に、 j 十e l l≦i≦m、t≦j≦n)
は、加算回路■において、第5図(b)に示すように0
次のデータ(ui 11≦i≦ml、および(’j I
 1≦j≦n)に圧縮される。
Similarly (2. Image Q8 cut out by gate circuit (5)) (
bi+, j ten e l l≦i≦m, t≦j≦n)
is 0 in the adder circuit ■, as shown in FIG. 5(b).
The following data (ui 11≦i≦ml, and ('j I
1≦j≦n).

第6図<8)および(b)は各々、これらデータ圧縮さ
れたデータのメモリ(2)、および(2)への格納の1
例を示す図である。このように、データ圧縮された結果
、メモリに要する容量は、従来の(iXj)画素から、
+i+j)画素に大幅に減少することがわかる。
FIG. 6<8) and (b) show the storage of compressed data in memory (2) and (2), respectively.
It is a figure which shows an example. As a result of data compression, the capacity required for memory is reduced from the conventional (iXj) pixels to
+i+j) pixels.

相関演算回路(8)においては、これら圧縮されたデー
タを用いて0次の演算が実行される。
In the correlation calculation circuit (8), zero-order calculation is executed using these compressed data.

上式の演算で得られた相関係数信号(9)は、従来の装
置のように、相関係数判定回路0渇に入力され。
The correlation coefficient signal (9) obtained by the calculation of the above equation is input to the correlation coefficient determination circuit 0, as in the conventional device.

Dk、 eが最小となる(k、e)が検出されて、目標
位置が検出される。
(k, e) at which Dk, e is the minimum is detected, and the target position is detected.

ところで、(6)式の演算の演算回数をめると。By the way, if we count the number of operations in equation (6).

1m+n)XIkXe)回の(加算十減算+絶対値演算
)であり、従って、相関演jtQi要時間は、従来の装
置の場合の(m+nl/mnに減少していることがわか
る。
1m+n)

例えば、前述の例m=n=30.に=j=30を用いる
と、演算回数は5.4XlO’となり、演算時間は、5
4ミリ秒と、従来のl/15となるので、実時間での目
標追尾性能が著しく向上することがわかる。
For example, the above example m=n=30. If =j=30 is used, the number of calculations will be 5.4XlO', and the calculation time will be 5.
Since the time is 4 milliseconds, which is 1/15 of the conventional time, it can be seen that the target tracking performance in real time is significantly improved.

なお、(2)〜(5)式における加算演算は1画面の画
素読みだし走査と並列して実行することができるので、
これによる演算時間の増加はほとんど無視することがで
きる。
Note that since the addition operations in equations (2) to (5) can be executed in parallel with the pixel readout scan of one screen,
The increase in calculation time due to this can be almost ignored.

このように、この発明によれば、相関演算時間を大幅に
削減することができるので、目標の検出速度を高め、目
標の追尾性能を向上させることができる。
As described above, according to the present invention, the correlation calculation time can be significantly reduced, so that the target detection speed can be increased and the target tracking performance can be improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の装置の構成を示す図、第2図は画面と第
1および第2のゲートの関係を示す図、 “第3図は相
関係数を示す図、第4図はこの発明(二おける構成の1
実施例を示す図、第5図はデータ圧縮の方法を示す図、
第6図は圧縮データのメモリ格納方法の1例を示す図で
ある。 図中、 +41. +51はゲート回路、(8)は相関
演算回路。 (IGはゲートシフト回路、a2は相関係数判定回路。 ao、□□□は加算回路、+211.(2)はメモリで
ある。 なお9図中、同一あるいは相当部分には、同一符号が付
して示しである。 代理人大岩増雄 第1図 □■ 1g2図 第3図 第4図 fi5図 、(α) 一→i 第6図 uu 2f ノ
Figure 1 shows the configuration of a conventional device, Figure 2 shows the relationship between the screen and the first and second gates, Figure 3 shows the correlation coefficient, and Figure 4 shows the invention. (1 of 2 configurations
A diagram showing an example; FIG. 5 is a diagram showing a data compression method;
FIG. 6 is a diagram showing an example of a method for storing compressed data in a memory. In the figure, +41. +51 is a gate circuit, and (8) is a correlation calculation circuit. (IG is a gate shift circuit, a2 is a correlation coefficient determination circuit. ao, □□□ are addition circuits, +211. (2) is a memory. In Figure 9, the same or equivalent parts are given the same reference numerals. Agent Masuo Oiwa Figure 1 □■ 1g2 Figure 3 Figure 4 fi5, (α) 1→i Figure 6 uu 2f ノ

Claims (1)

【特許請求の範囲】 目標をかこむ第1のゲートで切りとられた画を初期画面
において記憶し、続く画面において、前記第1のゲート
で切りとられた画と最も整合する画の位置をめることに
より、目標位置を検出する目標位置検出装置において、
第1のゲートで切りとられた画の画素を水平、および垂
直方向ζ二加算し1両加算結果を、定められた順序で記
憶する第1の記憶手段と、続く画面において、第1のゲ
ートと同寸法の第2のゲートを生成する手段と。 前記第2のゲートで切りとられた画の画素を水平。 および垂直方向に加算し1両加算結果を、前記室められ
た順序で記憶する第2の記憶手段と、前記第lの記憶手
段の内容と、前記第2の記憶手段の内容との一致度を演
算する演算手段と、前記$2のゲート設置位置を、1画
素の整数倍のピッチで。 水平、あるいは垂直方向にシフトさせる手段と。 前記第2のゲートの各設置位置で演算された一致度の中
から、最も一致度が高くなる。前記第2ゲートの設置位
置を検出する手段とを備えたことを特徴とする。目標位
置検出装置。
[Claims] The image cut out by the first gate surrounding the target is stored in the initial screen, and in the subsequent screen, the position of the image that most matches the image cut out by the first gate is determined. In a target position detection device that detects a target position by
A first storage means for adding the pixels of the image cut out by the first gate in the horizontal and vertical directions and storing the result of the addition in a predetermined order; and means for producing a second gate having the same dimensions as. The pixels of the image cut out by the second gate are horizontal. and a second storage means for vertically adding the two-way addition results and storing them in the order in which they were stored, and the degree of coincidence between the contents of the first storage means and the contents of the second storage means. and the gate installation position of $2 at a pitch that is an integral multiple of one pixel. Means for shifting horizontally or vertically. Among the degrees of coincidence calculated at each installation position of the second gate, the degree of coincidence is the highest. The present invention is characterized by comprising means for detecting the installation position of the second gate. Target position detection device.
JP58228244A 1983-12-02 1983-12-02 Target position detecting apparatus Granted JPS60120273A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58228244A JPS60120273A (en) 1983-12-02 1983-12-02 Target position detecting apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58228244A JPS60120273A (en) 1983-12-02 1983-12-02 Target position detecting apparatus

Publications (2)

Publication Number Publication Date
JPS60120273A true JPS60120273A (en) 1985-06-27
JPH0135305B2 JPH0135305B2 (en) 1989-07-25

Family

ID=16873416

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58228244A Granted JPS60120273A (en) 1983-12-02 1983-12-02 Target position detecting apparatus

Country Status (1)

Country Link
JP (1) JPS60120273A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS628688A (en) * 1985-07-04 1987-01-16 Canon Inc Image recognizing method
FR2666649A1 (en) * 1990-09-10 1992-03-13 Mitsubishi Electric Corp DEVICE FOR TRACKING A VEHICLE WITH A DISTANCE MEASURING FUNCTION.
US5187537A (en) * 1990-11-22 1993-02-16 Mitsubishi Denki Kabushiki Kaisha Vehicle following apparatus
US5371536A (en) * 1990-10-20 1994-12-06 Fujitsu Limited Automatic control of image pick-up position of object

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0440313A (en) * 1990-06-06 1992-02-10 Mitsubishi Electric Corp Device for automatically following and detecting distance to receding vehicle

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS628688A (en) * 1985-07-04 1987-01-16 Canon Inc Image recognizing method
FR2666649A1 (en) * 1990-09-10 1992-03-13 Mitsubishi Electric Corp DEVICE FOR TRACKING A VEHICLE WITH A DISTANCE MEASURING FUNCTION.
US5371536A (en) * 1990-10-20 1994-12-06 Fujitsu Limited Automatic control of image pick-up position of object
US5187537A (en) * 1990-11-22 1993-02-16 Mitsubishi Denki Kabushiki Kaisha Vehicle following apparatus

Also Published As

Publication number Publication date
JPH0135305B2 (en) 1989-07-25

Similar Documents

Publication Publication Date Title
US5594507A (en) Compressed digital overlay controller and method for MPEG type video signal
EP0385317B1 (en) Signal processing device
JPH0622298A (en) Scene change detector
JPH0385884A (en) Image movement detecting circuit
JPS60120273A (en) Target position detecting apparatus
JPS60159973A (en) Picture processing device
CN114449262A (en) Video coding control method, device, equipment and storage medium
JP3308675B2 (en) Encoding device
JP2618916B2 (en) Block size determination method for motion compensation
JPH08294115A (en) MPEG decoder and decoding method thereof
JPH01258184A (en) Sequential video processor system
RU2137194C1 (en) Method for analysis of movement vectors of elements in dynamic images
JPH11346369A (en) Motion vector detection circuit
JP3276858B2 (en) Digital still camera
JP2001197479A (en) Method and device for processing differential image
JP3161076B2 (en) Image signal encoding device
US4831442A (en) Control circuit for a memory array
JPS6132681A (en) Signal processing circuit
JPS61237132A (en) Imate processor
JPH0525142B2 (en)
JP2650896B2 (en) Motion adaptive signal processing circuit
JPS60264188A (en) Detector of movement of picture
JPH03266565A (en) Cyclic noise reducer
JPS60243507A (en) Tracking device for moving body
JPH08107546A (en) Picture filter and motion vector detector