[go: up one dir, main page]

JPS5981114U - Power amplifier bias control device - Google Patents

Power amplifier bias control device

Info

Publication number
JPS5981114U
JPS5981114U JP17748282U JP17748282U JPS5981114U JP S5981114 U JPS5981114 U JP S5981114U JP 17748282 U JP17748282 U JP 17748282U JP 17748282 U JP17748282 U JP 17748282U JP S5981114 U JPS5981114 U JP S5981114U
Authority
JP
Japan
Prior art keywords
power amplifier
load
voltage
control device
count value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17748282U
Other languages
Japanese (ja)
Inventor
司 西野
藤原 柾実
Original Assignee
日本コロムビア株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本コロムビア株式会社 filed Critical 日本コロムビア株式会社
Priority to JP17748282U priority Critical patent/JPS5981114U/en
Publication of JPS5981114U publication Critical patent/JPS5981114U/en
Pending legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

図は本考案の一実施例を示すブロック図である。 図中、8・・・定電流回路、16・・・記憶回路、17
・・・カウンタ、18・・・クロック、19・・・バイ
アス制御回路である。
The figure is a block diagram showing one embodiment of the present invention. In the figure, 8...constant current circuit, 16...memory circuit, 17
. . . counter, 18 . . . clock, 19 . . . bias control circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 出力端子と負荷との間に設けられ電源投入時より所要時
間負荷を遮断するミューティング用切換器を有する電力
増幅器に於て、ミューティング時間中に負荷側に直流信
号を印加し、負荷インピーダンスに対応する電圧を発生
させる手段と、電源投入後よりクロック信号の計数を開
始してディジタル計数値を得る手段と、複数の基準電圧
を得る手段と、上記ディジタル計数値に応じて上記複数
−の基準電圧からレベルの順に一つの基準電圧を選択す
る手段と、上記負荷インピーダンスに対応する電圧と上
記選択された基準電圧との大小を比較して比較出力を発
生するコンパレータと、上記比較出力の変動直後の上記
ディジタル計数値を記憶保持する手段と、該記憶保持さ
れたディジタル計数値に応じて上記電力増幅器のバイア
スを制御する手段とを有することを特徴とする電力増幅
器のバイアス制御装置。
In a power amplifier that has a muting switch that is installed between the output terminal and the load and cuts off the load for the required time from when the power is turned on, a DC signal is applied to the load side during the muting time to change the load impedance. means for generating a corresponding voltage; means for obtaining a digital count value by starting counting clock signals after power is turned on; means for obtaining a plurality of reference voltages; means for selecting one reference voltage in order from voltage to level; a comparator for generating a comparison output by comparing the magnitude of the voltage corresponding to the load impedance with the selected reference voltage; A bias control device for a power amplifier, comprising: means for storing and holding the digital count value; and means for controlling a bias of the power amplifier in accordance with the stored digital count value.
JP17748282U 1982-11-24 1982-11-24 Power amplifier bias control device Pending JPS5981114U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17748282U JPS5981114U (en) 1982-11-24 1982-11-24 Power amplifier bias control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17748282U JPS5981114U (en) 1982-11-24 1982-11-24 Power amplifier bias control device

Publications (1)

Publication Number Publication Date
JPS5981114U true JPS5981114U (en) 1984-06-01

Family

ID=30385572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17748282U Pending JPS5981114U (en) 1982-11-24 1982-11-24 Power amplifier bias control device

Country Status (1)

Country Link
JP (1) JPS5981114U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013131891A (en) * 2011-12-21 2013-07-04 Murata Mfg Co Ltd Semiconductor device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56122513A (en) * 1980-03-03 1981-09-26 Sharp Corp Electric power supply system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56122513A (en) * 1980-03-03 1981-09-26 Sharp Corp Electric power supply system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013131891A (en) * 2011-12-21 2013-07-04 Murata Mfg Co Ltd Semiconductor device

Similar Documents

Publication Publication Date Title
JPS5981114U (en) Power amplifier bias control device
JPS604676U (en) Sanitary cleaning equipment control circuit
JPS58151935U (en) tape recorder device
JPS60184133U (en) Battery backup memory circuit
JPS6030020U (en) power supply
JPS6013408U (en) dimension measuring instrument
JPS5871214U (en) Muting signal generation circuit
JPS5911532U (en) frequency conversion circuit
JPS58173928U (en) lobus filter
JPS5956854U (en) Electronic audio equipment with timer
JPS59185670U (en) level detector
JPS5871215U (en) Tape recorder muting circuit
JPS61614U (en) Output voltage limit circuit
JPS60179997U (en) timer device
JPS60116526U (en) Digital device reset circuit
JPS5953768U (en) Battery Reconciliation Circuit
JPS6132751U (en) power backup device
JPS6093319U (en) Amplifier muting circuit
JPS6020623U (en) DC power supply
JPS6113363U (en) automatic level adjustment circuit
JPS6030621U (en) Amplifier power supply circuit
JPS58155142U (en) Power-on detection circuit
JPS5827775U (en) Battery voltage detection circuit
JPS5974512U (en) recording level adjuster
JPS59164946U (en) power control device