JPS59139455A - Data processing method - Google Patents
Data processing methodInfo
- Publication number
- JPS59139455A JPS59139455A JP23064182A JP23064182A JPS59139455A JP S59139455 A JPS59139455 A JP S59139455A JP 23064182 A JP23064182 A JP 23064182A JP 23064182 A JP23064182 A JP 23064182A JP S59139455 A JPS59139455 A JP S59139455A
- Authority
- JP
- Japan
- Prior art keywords
- data
- processing
- file
- communication area
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
(1)発明の技術分野
本発明は事務用バッチ処理をデータの有効(ある)、無
効(なし)により制御する方式に関する。DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to a system for controlling office batch processing based on the validity (existence) or invalidity (absence) of data.
(2)従来技術と問題点
従来の事[バッチ処理に於けるデータ処理の実行制御方
式は、一つのプログラムカウンターにより規定され、処
理のアルゴリズムは、一つの制御の流れでプログラミン
グしなければならず、複数の処理を行う場合処理ロジッ
クが複雑になるという欠点があった。(2) Prior art and problems Conventional matter [The execution control method for data processing in batch processing is defined by one program counter, and the processing algorithm must be programmed in one control flow. However, when performing multiple processes, the processing logic becomes complicated.
(3)発明の目的
本発明は前記欠点を解消して、容易にかつ効率的にデー
タ処理の実行順序を、データ駆動部(処理を実行するの
に必要なデータが全て整っだ時にのみ実行制御する)を
用いて言語処理システムが制御する事により、データ処
理の実行順序を制御するだめの複雑なロジックのプログ
ラミングを不用にすること(ソフトウェアの生産性向上
)並びに複数の処理を並列処理することができる方式を
提供することを目的とする。(3) Purpose of the Invention The present invention solves the above-mentioned drawbacks, and easily and efficiently controls the execution order of data processing using a data driver (execution control only when all the data necessary to execute the processing is prepared). By using the language processing system to control the data processing, it is possible to eliminate the need for programming complex logic to control the execution order of data processing (improving software productivity) and to process multiple processes in parallel. The purpose is to provide a method that allows
(4)発明の構成
該目的は複数の処理がデータを受渡しながら処理を実行
するシステムにおいて、ある処理の入力データが有効と
なるとともに出力データが無効となった場合に当該処理
を実行することにょシ、複数の処理を所望の順序で実行
制御する手段を設けたことを特徴とするデータ処理方式
にょ9達成される。(4) Structure of the Invention The purpose of the invention is to execute a process when input data of a certain process becomes valid and output data becomes invalid in a system in which multiple processes execute processes while passing data. (9) A data processing method characterized in that a means for controlling execution of a plurality of processes in a desired order is provided.
(5)発明の実施例
以下図面を用いて本発明の詳細な説明する。図は本発明
の一実施例を示す全体ブロック図である。(5) Examples of the Invention The present invention will be described in detail below with reference to the drawings. The figure is an overall block diagram showing one embodiment of the present invention.
図において、11はファイルA112はファイルB11
3は処理A114け処理B115は主記憶、16は連絡
領域A117は連絡領域B118は処理C119はファ
イルC,110はデータ駆動部である。In the figure, 11 is file A112 is file B11
3 is a process A 114, a process B 115 is a main memory, 16 is a communication area A 117 is a communication area B 118, a process C 119 is a file C, and 110 is a data drive section.
ここでデータ駆動部の処理実行順序制御手順について述
べると
■ 入力データが全て整い、かつ出力データが無効の時
に処理を実行する。Here, the procedure for controlling the processing execution order of the data driving unit will be described: (1) Processing is executed when all input data is in place and output data is invalid.
■ ファイル又は他の処理からデータが入力された時入
力データが整ったとする。■ Suppose that the input data is ready when data is input from a file or other process.
■ 処理が終了すると、入力データは無効とし、出力領
域にデータが作成されると出力データは有効とする。■ When processing is completed, input data is invalidated, and when data is created in the output area, output data is valid.
■ 出力データは、ファイルに出力した場合、又は他の
処理により入力された場合は無効となる。■ Output data becomes invalid if it is output to a file or input by other processing.
さて、初期の状態でファイルAllにデータが入力され
βと、連絡領域A16は無効状態なので、13を起動す
る。そして処理A13にょシ連絡領域A16にデータが
作成されると、該連絡領域A16のデータは有効となり
、処理A13が終了するとファイルAllのデータが無
効となる。この状態では連絡領域B17のデータが有効
でないので処理C18は実行されない。Now, in the initial state, data is input to file All and β and communication area A16 is in an invalid state, so 13 is activated. When data is created in the communication area A16 in process A13, the data in the communication area A16 becomes valid, and when process A13 ends, the data in the file All becomes invalid. In this state, the data in the communication area B17 is not valid, so the process C18 is not executed.
処理C18が実行されるのは連絡領域A16と連絡領域
B17のデータが有効で、かつファイルC19が無効の
時である。次にファイルAllにデータが入力され、処
理A13を実行しようとするが連絡領域A16が有効状
態なので処理A13は実行されない。Process C18 is executed when the data in communication area A16 and communication area B17 are valid and the file C19 is invalid. Next, data is input to the file All, and an attempt is made to execute process A13, but since the communication area A16 is in the valid state, process A13 is not executed.
他方、ファイルB12にデータが入力され、処理B14
を実行稜、連絡領域B17が有効となシ、又連絡領域A
16も有効状態の!まなので、処理C18が実行される
。この様にして、ファイルA11とファイルB12の入
力データがルコードづつ処理されて、入力データが終了
するまで実行される。On the other hand, data is input to file B12, and processing B14 is performed.
Execute the edge, contact area B17 is valid, and contact area A
16 is also active! Therefore, processing C18 is executed. In this way, the input data of files A11 and B12 are processed code by code until the input data is completed.
(6)発明の詳細
な説明したように、本発明によれば、データ駆動部の制
御の基に処理を実行する為の制御ロジックをプログラミ
ングする必要がなく、又プログラミングの記述順序には
何ら影響されることもなく所望の処理の実行制御が容易
に行なえ、ソフトウェアの生産性向上が図れる。(6) As described in detail, according to the present invention, there is no need to program control logic for executing processing under the control of the data driver, and there is no influence on the order of programming. Execution control of desired processing can be easily performed without being overwritten, and software productivity can be improved.
図は本発明の一実施例を示す全体ブロック図である。
記号の説明、11はファイルA112はファイルB11
3は処理A114は処理B115は主記憶、16は連絡
領域A117は連絡領域B118は処理C119はファ
イルC,110はデータ駆動部。The figure is an overall block diagram showing one embodiment of the present invention. Explanation of symbols, 11 is file A112 is file B11
3 is a process A 114 is a process B 115 is a main memory, 16 is a communication area A 117 is a communication area B 118 is a process C 119 is a file C, and 110 is a data drive section.
Claims (1)
テムにおいて、ある処理の入力データが有効となるとと
もに出力データが無効となった場合に当該処理を実行す
ることにより、複数の処理を所望の順序で実行制御する
手段を設けたことを特徴とするデータ処理方式。In a system where multiple processes execute processes while passing data, multiple processes can be executed in the desired order by executing the process when the input data of a certain process becomes valid and the output data becomes invalid. A data processing method characterized by providing means for controlling execution.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23064182A JPS59139455A (en) | 1982-12-28 | 1982-12-28 | Data processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23064182A JPS59139455A (en) | 1982-12-28 | 1982-12-28 | Data processing method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS59139455A true JPS59139455A (en) | 1984-08-10 |
Family
ID=16910967
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23064182A Pending JPS59139455A (en) | 1982-12-28 | 1982-12-28 | Data processing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59139455A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50120746A (en) * | 1974-02-28 | 1975-09-22 |
-
1982
- 1982-12-28 JP JP23064182A patent/JPS59139455A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50120746A (en) * | 1974-02-28 | 1975-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2326494A (en) | A method of performing different data type operations that is invisible to various operating system techniques | |
JPS59139455A (en) | Data processing method | |
JPH0298707A (en) | Programmable controller | |
JPH05134960A (en) | Local processing system | |
JPH03268041A (en) | Cache operation explicit computer | |
JPS6342293B2 (en) | ||
JP2510691B2 (en) | Arithmetic processing method | |
JPS63308659A (en) | Parallel processing method | |
JPS588011B2 (en) | Microprogram Seigiyohoshiki | |
JPS6159539A (en) | Register saving/restoration system of sub processor | |
JPS6236576B2 (en) | ||
JPS605302A (en) | Programming method of sequence controller | |
JPS6232502B2 (en) | ||
JP2591211B2 (en) | High-speed interrupt processing device | |
JPS6378253A (en) | Program loading system | |
JP2793809B2 (en) | Applied instruction processing method of programmable controller | |
JPS61166631A (en) | Microprogram control processor | |
JPS628230A (en) | Program specialization system | |
JPS5919287A (en) | Input and output processing system by memory access instruction | |
JPH01185733A (en) | Input/output emulation system | |
JPS6330906A (en) | Nc device | |
JPH02294738A (en) | Parity calculation system | |
JPH0628183A (en) | Pipeline processing mechanism of information processor | |
JPH04348438A (en) | Using right control system | |
JPS60246439A (en) | Information processor |