JPS59112188U - program timer - Google Patents
program timerInfo
- Publication number
- JPS59112188U JPS59112188U JP1982199842U JP19984282U JPS59112188U JP S59112188 U JPS59112188 U JP S59112188U JP 1982199842 U JP1982199842 U JP 1982199842U JP 19984282 U JP19984282 U JP 19984282U JP S59112188 U JPS59112188 U JP S59112188U
- Authority
- JP
- Japan
- Prior art keywords
- setting
- time
- load
- timer
- day
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013500 data storage Methods 0.000 claims description 4
- 238000007664 blowing Methods 0.000 claims 1
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 238000013479 data entry Methods 0.000 description 1
Landscapes
- Electric Clocks (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のカード入力式プログラムタイマを説明す
るためのブロック図、第２図はこの従来のプログラムタ
イマに用いるカードの一例を示す正面図、第３図は本出
願人が先に提案したプログラムタイマに用いるカードの
一例を示す正面図、第４図はこの考案の一実施例を示す
ブロック図、第５図はこの考案によるプログラムタイマ
に用いるカードの一例を示す正面図、第６図はこの考案
によるプログラムタイマのデータ記憶状態を説明するた
めの図、第７図はこの考案によるプログラムタイマの動
作を説明するためのフローチャートである。、
１０１：中央処理−装置、１０２：ＲＯＭ、 １０３：
計時手段、１０４：データ記憶手段、１０５：力−ド読
取手段、１０６二カード、１０７：入力ポート、１０８
：出力ポート、ＳＡ 、ＳＦ、出力スイッチ、２０１：
時刻データ記入欄、４０１：負荷設定手段、４０２：吹
鳴時間設定手段、４０３：時報−タイマ設定手段、４０
４：通常−追加モード設定手段。Fig. 1 is a block diagram for explaining a conventional card input type program timer, Fig. 2 is a front view showing an example of a card used in this conventional program timer, and Fig. 3 is a block diagram for explaining a conventional card input type program timer. FIG. 4 is a block diagram showing an example of the card used in the program timer, FIG. 5 is a front view showing an example of the card used in the program timer according to the invention, and FIG. FIG. 7 is a diagram for explaining the data storage state of the program timer according to this invention, and is a flowchart for explaining the operation of the program timer according to this invention. , 101: Central processing unit, 102: ROM, 103:
Timekeeping means, 104: Data storage means, 105: Power code reading means, 106 Two cards, 107: Input port, 108
:Output port, SA, SF, output switch, 201:
Time data entry field, 401: Load setting means, 402: Blow time setting means, 403: Time signal-timer setting means, 40
4: Normal-additional mode setting means.
Claims (1)
欄を有し、時刻データ設定欄及び曜日設定欄に記載され
た時刻データを読取るカード読取手段と、− ・Ｂ このカード読取手段で読取る時刻データによって
制御される負荷を指定する負荷設定手段と、Ｃこの負荷
設定手段により設定した負荷を時報動作させるかタイマ
動作させるかを設定する時報−タイマ設定手段と、 Ｄ この時報−タイマ設定手段により時報動作を設定し
た状態でその時報の吹鳴時間を設定する吹鳴時間設定手
段と、 Ｅ 上記カード読取手段により読取った各設定時刻デー
タに上記負荷設定手段と、時報−タイマ設定手段と、吹
鳴時間設定手段に設定された各設定条件を付加して空き
アドレスに順次記憶する記憶手段と、 Ｆ 刻時信号により計時される現在時刻と曜日を計時す
る計時手段と、 Ｇ この計時手段により計時された現在時刻及び曜日と
上記設定時刻データ記憶手段に記憶した設定時刻及び曜
日との一致を検出する検出手段と、 Ｈこの検出手段により一致を検出したときその時刻デー
タに付された負荷データに対応した接点を制御する出力
回路と、 ■ 上記設定時刻データ記憶手段に記憶したデータを負
荷別に消去する手段と、 を具備して成るプログラムタイマ。[Scope of Claim for Utility Model Registration] A. A card reading means having a time data setting field and a day of the week setting field for setting the operating time, and reading the time data written in the time data setting field and the day of the week setting field, - B A load setting means for specifying a load to be controlled by the time data read by the card reading means; C a time signal-timer setting means for setting whether the load set by the load setting means is to be operated as a time signal or as a timer; D A sounding time setting means for setting the sounding time of the time signal while the time signal operation is set by the time signal-timer setting means; a setting means, a storage means for adding each setting condition set in the blowing time setting means and sequentially storing it in a vacant address; a detection means for detecting a match between the current time and day of the week measured by the timekeeping means and the set time and day of the week stored in the set time data storage means; A program timer comprising: an output circuit that controls contacts corresponding to load data; and (1) means for erasing data stored in the set time data storage means for each load.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982199842U JPS59112188U (en) | 1982-12-29 | 1982-12-29 | program timer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982199842U JPS59112188U (en) | 1982-12-29 | 1982-12-29 | program timer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59112188U true JPS59112188U (en) | 1984-07-28 |
| JPH0330877Y2 JPH0330877Y2 (en) | 1991-06-28 |
Family
ID=30425368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1982199842U Granted JPS59112188U (en) | 1982-12-29 | 1982-12-29 | program timer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59112188U (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7338698B1 (en) | 1997-02-28 | 2008-03-04 | Columbia Insurance Company | Homogeneously branched ethylene polymer carpet, carpet backing and method for making same |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5066111A (en) * | 1973-10-12 | 1975-06-04 | ||
| JPS5729948U (en) * | 1980-07-21 | 1982-02-17 | ||
| JPS5742885A (en) * | 1980-08-27 | 1982-03-10 | Matsushita Electric Works Ltd | Programmable timer |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5476749A (en) * | 1977-11-30 | 1979-06-19 | Toshiba Corp | Device of preventing reversion |
-
1982
- 1982-12-29 JP JP1982199842U patent/JPS59112188U/en active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5066111A (en) * | 1973-10-12 | 1975-06-04 | ||
| JPS5729948U (en) * | 1980-07-21 | 1982-02-17 | ||
| JPS5742885A (en) * | 1980-08-27 | 1982-03-10 | Matsushita Electric Works Ltd | Programmable timer |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0330877Y2 (en) | 1991-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910010308A (en) | Error Correction Circuit of EEPROM | |
| JPS59112188U (en) | program timer | |
| JPS5324238A (en) | Data processing system for display system | |
| JPS5564689A (en) | Abnormality detecting method for memory unit | |
| JPH0311754Y2 (en) | ||
| JPS5937603U (en) | Sequence control device | |
| JPS5847902U (en) | Control mode selection circuit | |
| JPS60100807U (en) | Control device using microcomputer | |
| JPS60148653U (en) | Bus equipment starting device | |
| JPS5844653U (en) | electronic register | |
| JPS60184133U (en) | Battery backup memory circuit | |
| JPS59112189U (en) | program timer | |
| JPS60170850U (en) | data buffer | |
| JPS59151331U (en) | Microprocessor control circuit | |
| JPS60179997U (en) | timer device | |
| JPS6466752A (en) | Trace control system | |
| JPS60126846U (en) | Memory switching control circuit | |
| JPS59112190U (en) | program timer | |
| JPS585162U (en) | Toll road terminal | |
| JPS60135934U (en) | Key switch output reading control device | |
| JPS56105546A (en) | Memory mapping circuit | |
| JPS6427097A (en) | Mask rom device | |
| JPS6368027U (en) | ||
| JPS60123045U (en) | Read/write protection device | |
| JPS60183839U (en) | temperature display device |