JPS5910252A - Flexible tape of film carrier - Google Patents
Flexible tape of film carrierInfo
- Publication number
- JPS5910252A JPS5910252A JP11958182A JP11958182A JPS5910252A JP S5910252 A JPS5910252 A JP S5910252A JP 11958182 A JP11958182 A JP 11958182A JP 11958182 A JP11958182 A JP 11958182A JP S5910252 A JPS5910252 A JP S5910252A
- Authority
- JP
- Japan
- Prior art keywords
- tape
- layer
- film carrier
- inner leads
- flexible tape
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000010410 layer Substances 0.000 claims description 24
- 239000011247 coating layer Substances 0.000 claims description 2
- 241000287127 Passeridae Species 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
- 238000007747 plating Methods 0.000 abstract description 13
- 238000004519 manufacturing process Methods 0.000 abstract description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract description 3
- 239000004642 Polyimide Substances 0.000 abstract description 3
- 229910000510 noble metal Inorganic materials 0.000 abstract description 3
- 229920001721 polyimide Polymers 0.000 abstract description 3
- 239000011889 copper foil Substances 0.000 abstract description 2
- 238000001259 photo etching Methods 0.000 abstract description 2
- 238000007650 screen-printing Methods 0.000 abstract description 2
- 238000010030 laminating Methods 0.000 abstract 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 8
- 239000010931 gold Substances 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 229910000679 solder Inorganic materials 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 2
- 241000220317 Rosa Species 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000010970 precious metal Substances 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
Description
【発明の詳細な説明】
本発明はフィルムキャリアのフレキシブルテープを構成
するインナーリードの薔覆ffjK関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a rose covering ffjK of an inner lead constituting a flexible tape of a film carrier.
フレキシブルテープ(以下テープと略する)は半導体集
積回路とホンディングするためにインジ−リードを含め
パターン全面にスズ又はハンダ層各4+f+覆するのが
一般的である。しかし、腕時言」のようV(アウターリ
ードを電子部品に接触させて使う場合に#−1その被覆
層がスズ、−ハンダ層であると摩耗や環境によって接触
抵抗が大縫くなり止まり発生率が高くなる。したがって
7ウターリードがAu 、 A17 、 pt 等の
貴金属層、インナーリードがスズ、ハンダ層という異な
る椋複層をもったテープが必要となってくる(以下異種
沙覆層テープと略する)、従来のこの種のテープは第5
図の製造工程を示す如く工程が長い(8工程)ために手
間がかかり高価になってしまいその上歩留りも低いとい
う欠点を有1−ていた。本発明はインナーリードに貴金
属の下地層を設はることにより従来の欠点を解決したも
ので、その目的は安価で歩留りの高いフィルムキャリア
のフレキシブルテープを提供することにある。以下実施
例に基づいて本発明の詳細な説明する。For bonding to a semiconductor integrated circuit, a flexible tape (hereinafter simply referred to as "tape") is generally covered with a tin or solder layer (4+f+) over the entire pattern including the in-leads. However, if the outer lead is used in contact with an electronic component, as in the case of "V", if the coating layer is a tin or solder layer, the contact resistance will increase due to wear and the environment, resulting in failure. Therefore, it becomes necessary to use a tape with different multi-layered layers: the outer lead is a layer of precious metals such as Au, A17, PT, etc., and the inner lead is tin and a solder layer (hereinafter referred to as "heterogeneous layer tape"). ), conventional tapes of this type are
As shown in the manufacturing process shown in the figure, the manufacturing process is long (eight steps), which is laborious and expensive, and has the disadvantages of low yield. The present invention solves the conventional drawbacks by providing an underlayer of noble metal on the inner lead, and its purpose is to provide a flexible tape of a film carrier that is inexpensive and has a high yield. The present invention will be described in detail below based on Examples.
実施例
本実施例を第3図の製造工稈順に説明する。まず巾35
冨寞、埠み125μmのポリイミドテープIVc10m
i+角の穴を明ける(第3図−α・)次に厚み35μm
の銅箔をラミネート稜フォトエツチングによって巾約7
0μmのインナーリード2を12本形成する(第3図−
b)。次に金メッキ層3をインナーリードも含めパター
ン全面に約05μm電着する(第3図−〇)。次にイン
ナーリード2以外の金メッキばれたパターンをスクリー
ン印刷によってレジヌトで覆う(第3図−d)。次にス
ズメッキ液に数分間浸漬させ約0.5 tz mのスズ
メッキ層4をつける(第3図−e)。最後にレジストヲ
濃度数係のアルカリ水溶液で剥離する(第3図−f)。Example This example will be explained in the order of the manufacturing process shown in FIG. First, width 35
Tomiho, polyimide tape IVc 10m with a depth of 125μm
Drill a hole at the i+ corner (Fig. 3 - α), then make a hole with a thickness of 35 μm.
Copper foil is laminated to a width of about 7 cm by photo-etching the edges.
Form 12 inner leads 2 of 0 μm (Fig. 3-
b). Next, a gold plating layer 3 is electrodeposited to a thickness of about 05 .mu.m over the entire surface of the pattern including the inner leads (FIG. 3--). Next, the gold-plated patterns other than the inner leads 2 are covered with resin by screen printing (FIG. 3-d). Next, it is immersed in a tin plating solution for several minutes to form a tin plating layer 4 of about 0.5 tz m (FIG. 3-e). Finally, the resist is peeled off using an alkaline aqueous solution with a certain concentration (FIG. 3-f).
このようにしてインナーリードには下地層として金メッ
キ層、その表NKはスズメッキ層をもちアウターリード
5も含む他のパターンKl−j、金メッキ層を有する異
種メッキテープが完成する。In this way, the inner lead has a gold plating layer as a base layer, the surface NK has a tin plating layer, and the other pattern Kl-j including the outer lead 5 is completed, as well as a dissimilar plating tape having a gold plating layer.
本実施例のインナーリードの鉱大図が第1図、その平面
図が第2図である。また製造工程も従来の工程(第5図
)と比較して2工程も減らすことがでとる。このようf
してつくったテープを半導体集積回路とポンディングを
したところポンディング強度40g/インナーリード1
本と非常に高い値が得られ共晶状態も良好であった。以
上の例に見られるようにインナーリードに下地層として
貴金属層を破覆することにより製造工程の簡略化が可能
になり安価で歩留りの高いフィルムキャリアのフレキシ
ブルテープを提供することがでとる。また本実施例では
下地層として金メ・キ層のみであったが更に銅メッキ層
を設はると表層のスズメッキ層の密着性が良くなり信頼
性の高いフィルムキャリアのフレキシブルテープが得ら
れる。FIG. 1 is a schematic diagram of the inner lead of this embodiment, and FIG. 2 is a plan view thereof. Furthermore, the manufacturing process can be reduced by two steps compared to the conventional process (FIG. 5). Like this f
When the tape was bonded with a semiconductor integrated circuit, the bonding strength was 40g/1 inner lead.
Very high values were obtained, and the eutectic state was also good. As seen in the above examples, by destroying the noble metal layer as a base layer on the inner lead, it is possible to simplify the manufacturing process and provide a flexible tape of a film carrier that is inexpensive and has a high yield. Further, in this example, only a gold plating layer was used as the base layer, but if a copper plating layer is further provided, the adhesion of the surface tin plating layer is improved, and a highly reliable flexible tape of a film carrier can be obtained.
第1図は本発明のフィルムキャリアのフレキシブルテー
プのインナーリード絋大断面図。
第2図は断面図。
第3図は製造工程順である。
第4図は従来のフィルムキャリアのフレキシブルテープ
のインナーリード拡大断面図。
第5図は製造工程順である。
1はポリイミドテープ
2はインナーリード
3は金メッキ層
4けスズメッキ層
51−tアウターリード
以 上
出願人 株式会社 諏訪精工舎
−′P5図FIG. 1 is a large-scale sectional view of the inner lead of the flexible tape of the film carrier of the present invention. Figure 2 is a sectional view. Figure 3 shows the order of manufacturing steps. FIG. 4 is an enlarged sectional view of the inner lead of the flexible tape of a conventional film carrier. FIG. 5 shows the order of manufacturing steps. 1 is polyimide tape 2 is inner lead 3 is gold plating layer 4 tin plating layer 51-T outer lead or above Applicant Suwa Seikosha Co., Ltd. - Figure P5
Claims (1)
ャリアのフレキシブルテープにおいて、負金層を下地層
とし最表層にスズメはノ・ンダ層を被覆したインナーリ
ードを有することを特徴とするフィルムキャリアのフレ
キシブルテープ。A flexible film carrier tape having different coating layers for the inner lead and other parts, characterized in that it has an inner lead coated with a negative metal layer as a base layer and a sparrow layer as the outermost layer. tape.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11958182A JPS5910252A (en) | 1982-07-09 | 1982-07-09 | Flexible tape of film carrier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11958182A JPS5910252A (en) | 1982-07-09 | 1982-07-09 | Flexible tape of film carrier |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5910252A true JPS5910252A (en) | 1984-01-19 |
Family
ID=14764896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11958182A Pending JPS5910252A (en) | 1982-07-09 | 1982-07-09 | Flexible tape of film carrier |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5910252A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384204A (en) * | 1990-07-27 | 1995-01-24 | Shinko Electric Industries Co. Ltd. | Tape automated bonding in semiconductor technique |
KR20020038653A (en) * | 2002-04-24 | 2002-05-23 | 김영선 | Advanced Tape Substrate for TCP : ATST |
-
1982
- 1982-07-09 JP JP11958182A patent/JPS5910252A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384204A (en) * | 1990-07-27 | 1995-01-24 | Shinko Electric Industries Co. Ltd. | Tape automated bonding in semiconductor technique |
KR20020038653A (en) * | 2002-04-24 | 2002-05-23 | 김영선 | Advanced Tape Substrate for TCP : ATST |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1991006977A1 (en) | Flexible circuit board for mounting ic and method of producing the same | |
JPH10335569A (en) | Lead frame and its manufacture and semiconductor device and its manufacture | |
JPH0536756A (en) | Tape carrier for semiconductor device and its manufacture | |
JP2006310491A (en) | Wiring circuit board and method for manufacturing wiring circuit board | |
JPH07193166A (en) | Semiconductor device with solder bump and manufacture thereof | |
JPS5910252A (en) | Flexible tape of film carrier | |
JPH05183017A (en) | Tab tape carrier | |
JPS5929146B2 (en) | Method for manufacturing substrates for semiconductor devices | |
EP0415659B1 (en) | Process for making a two-layer film carrier | |
JPH10126056A (en) | Manufacturing method of printed wiring board | |
JPH04102341A (en) | Manufacture of tab tape | |
JPH0582078B2 (en) | ||
JP2868779B2 (en) | TAB tape | |
JPS62241347A (en) | Manufacture of carrier tapes through electroforming | |
KR100355798B1 (en) | Printed circuit board for semiconductor package and its manufacturing method | |
JPH1116957A (en) | Method for manufacturing TAB tape carrier | |
JPH0222992Y2 (en) | ||
JPS5917978B2 (en) | Manufacturing method of semiconductor device | |
JPH03289195A (en) | Manufacture of multilayer circuit board | |
JPH11186341A (en) | Tape carrier for double-sided wiring TAB | |
JP2000124345A (en) | High density wiring board | |
JPH0362537A (en) | Electronic component mounting board | |
JPH04139735A (en) | Ic mounting flexible circuit board and manufacture thereof | |
JPS63305592A (en) | Manufacture of printed wiring substrate | |
JP2003152032A (en) | Tape carrier for semiconductor device, method of manufacturing the same, and semiconductor device |