[go: up one dir, main page]

JPS5879281A - Matrix type liquid crystal display - Google Patents

Matrix type liquid crystal display

Info

Publication number
JPS5879281A
JPS5879281A JP56177484A JP17748481A JPS5879281A JP S5879281 A JPS5879281 A JP S5879281A JP 56177484 A JP56177484 A JP 56177484A JP 17748481 A JP17748481 A JP 17748481A JP S5879281 A JPS5879281 A JP S5879281A
Authority
JP
Japan
Prior art keywords
liquid crystal
thin film
crystal display
mim
type liquid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56177484A
Other languages
Japanese (ja)
Other versions
JPH0430004B2 (en
Inventor
直 太田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suwa Seikosha KK
Original Assignee
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suwa Seikosha KK filed Critical Suwa Seikosha KK
Priority to JP56177484A priority Critical patent/JPS5879281A/en
Publication of JPS5879281A publication Critical patent/JPS5879281A/en
Publication of JPH0430004B2 publication Critical patent/JPH0430004B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は液晶を用いた表示装fK関する。[Detailed description of the invention] The present invention relates to a display device fK using liquid crystal.

さらに詳しくは液晶表示装置に非線型素子を組合せ表示
特性を改良しかマトリクス型液晶表示装#KHする。
More specifically, a matrix type liquid crystal display #KH is a liquid crystal display device in which non-linear elements are combined to improve display characteristics.

近年、液晶表示装着の応用が進み、その消費電力の少な
いことあるいは表示部が薄型化出来るなどの利点を生か
して腕時計、電卓などの他に小型電子機器用の表示装置
として大量に用いられるようになった。
In recent years, the application of LCD displays has progressed, and by taking advantage of their low power consumption and ability to make the display section thinner, they have come to be used in large quantities as display devices for small electronic devices such as wristwatches and calculators. became.

この液晶表示装置It5応用分野をさらに虻げるために
は表示容量の脣伏が必要であるノ1従来のTN型液晶表
示装曾では電圧−コントラスト特性の立上りがあま抄急
峻でないため、マルチブレツク−の桁数を増すと非選択
点および半選択点と選択点とに印加される実効電圧に差
が少なくなつてタロストークを生じるため数士桁の多桁
駆動が限界で多つた。このような欠点な遊行るための一
方法として非線型素子あるいはスイッチング素子を液晶
表示装置に組合訃たマ) +1クス型の装置が考えられ
アモルファスシリコンやポリシリコンあるいは化合物半
導体などを用いた’rFTやダイオード、酸化亜鉛など
を用いtバリスタを用いるなど種々の検討が6されてき
た。
In order to further expand the field of application of this liquid crystal display device It5, it is necessary to increase the display capacity.1 In the conventional TN type liquid crystal display device, the rise of the voltage-contrast characteristic is not very steep, so the multi-break When the number of digits is increased, the difference between the effective voltages applied to the non-selected point or half-selected point and the selected point decreases, causing tallostoke, so that multi-digit driving of several digits becomes common. One way to overcome these disadvantages is to combine nonlinear elements or switching elements with liquid crystal display devices. Various studies have been made, including the use of varistors using materials such as diodes, zinc oxide, etc.

このような非線型素子の中で特開昭52−149090
や特開昭55−16127!5において述べられている
金属−絶縁体−金属(Mstal −Xnaulato
r −Mstal略してMIM)構造を有する非線が素
子(以下MIM素子と呼ぶ)は素子構成が簡単であるた
め、他の非線型素子にくらべ製造工IIが短かく素子設
計も容易であるをいった利点を有している・ このMIM素子はトンネル効果、シ冒ットキ効未あるい
はブール・フレンケル効果などくよって電流が流れると
考えられ第1図に示すように非線型な電圧−W流善性を
示す。
Among such nonlinear elements, Japanese Patent Application Laid-Open No. 52-149090
and JP-A-55-16127!5, the metal-insulator-metal (Mstal-Xnaulato
A non-wire element (hereinafter referred to as an MIM element) having an r-Mstal (abbreviated as MIM) structure has a simple element configuration, so compared to other non-linear elements, the manufacturing process II is shorter and the element design is easier. It is thought that current flows in this MIM device due to the tunnel effect, Schottke effect, or Boer-Frenkel effect, and as shown in Figure 1, the nonlinear voltage-W current flow is controlled by the MIM device. Show your gender.

絶縁体りしてけA7 、 Ta 、 Nb 、 Ti 
、 81 、 Mo 、 W 。
Insulator A7, Ta, Nb, Ti
, 81, Mo, W.

Ht@の酸什物、あるいけ窒素をドープした前記金属の
酸化物、カルコゲナイドガラス岬の無接材料、さらKけ
ポリイミド樹脂岬の有機材料も使用することができる。
An acid oxide of Ht@, an oxide of the above-mentioned metal doped with nitrogen, a non-contact material such as a chalcogenide glass cape, and an organic material such as a transparent polyimide resin cape can also be used.

前記絶縁臆を金属でサンドイッチすればMTM構造にな
り、この金属としては前記金属及びNi。
An MTM structure can be obtained by sandwiching the insulating layer with metal, and the metals include the metal and Ni.

Cr、^Uあるいはそれらの合金郷を用いることかで 
−”る。
By using Cr, ^U or their alloys
−”ru.

MIM素子に電圧を印加した場′合、絶縁膜の厚さによ
って伝導機構赤異な#)50〜100λ ではドア*ル
効果、1oo〜1000大ではシ冒ットキ効果及びプー
ル・フレンケル効果が優位を占めると言われている0本
発明の目、的であ本液晶表示装置とM工M素子の組合せ
では液晶の駆動方法との兼ね合いからブー^・フレンヶ
ル効果を示す領域を利用するのが望ましいと思われ、そ
の領域では電圧−電流特性はプール会フレンケル丈 工= kV exp(βJ’V )         
(1)で表わされる。
When a voltage is applied to a MIM element, the conduction mechanism differs depending on the thickness of the insulating film.For 50 to 100λ, the Door*le effect is dominant, while for 100 to 1000, the Schottke effect and Poole-Frenkel effect are dominant. In the combination of the present liquid crystal display device and the M element, which is said to be the aim and target of the present invention, it is desirable to utilize the region exhibiting the Boo^-Frengal effect in view of the liquid crystal driving method. In that region, the voltage-current characteristic is Poole Frenkel height = kV exp (βJ'V)
It is expressed as (1).

このMIM素子を組込んだ液晶表示装置を、通常のマト
リクス型液晶表示装置の駆動に用いられている電圧平均
化法で駆動すると、讐IM素子の非線型性によって実際
に液晶に印加されるO N10ff実効値比が、電圧平
均化法自体のON10 FF実効値比よりも大−〈な9
、より多桁のマトリタヌ駆動が可能となる1M工V素子
を液晶表示装置と組合せた場合、一画素分の等価回路は
第2図に示すように容量分Q MIMと非鎗型抵抗分R
MIIM  とが並列になったM工M素子1と、容量0
LI)  と抵抗分R−とが並列になった液晶部分2が
直列に接続されていると考えると2ができる。
When a liquid crystal display device incorporating this MIM element is driven using the voltage averaging method used to drive a normal matrix type liquid crystal display device, the non-linearity of the IM element causes the voltage actually applied to the liquid crystal to decrease. The N10ff effective value ratio is larger than the ON10FF effective value ratio of the voltage averaging method itself.
, when a 1M V element, which enables multi-digit matrix drive, is combined with a liquid crystal display device, the equivalent circuit for one pixel is as shown in Figure 2, where the capacitance Q MIM and the non-cylindrical resistance R are
MIIM is connected in parallel with M element 1 and capacitance 0.
2 is obtained by considering that the liquid crystal portion 2 in which the resistor R- and the resistor R- are connected in series.

そしてこの両端に電圧を印加するわHであるが実際に液
晶部分2に印加される実効電圧は・λ(TM素子10時
定数、液晶部分20時定数及びMIM素子1の容量分Q
M!Mと液晶1分2の容量分QLOとの比O・L O/
Q M IMとの組合せで定まり、液晶部分2の時定数
及びOLO/CMIMの値が太き(、MUM素子10時
定数が適当な値の時実効電圧は最も大きくなる。もち論
1M工M素子1の非線型性が大きい程マトリクス駆動の
桁数は多くとれるようKなる。
A voltage is applied to both ends of this H, but the effective voltage actually applied to the liquid crystal section 2 is λ (time constant of TM element 10, time constant of liquid crystal section 20, and capacitance Q of MIM element 1)
M! Ratio between M and QLO for 1/2 liquid crystal capacity O・L O/
It is determined by the combination with QMIM, and the time constant of the liquid crystal part 2 and the value of OLO/CMIM are large (and the time constant of the MUM element 10 has an appropriate value, the time effective voltage will be the largest. The larger the nonlinearity of 1, the more digits can be obtained for matrix driving.

ここで従来のM″工M素子の構造を砦明すると、例えば
第3図及び第4図に示すように、ガラス基板3を酸化膜
4で被覆しエッチストップとした後金薦薄膜5を形成、
所望の形状和金属薄膜5をパターニングした後表面に絶
縁体薄嗅6を形成する。
Here, to clarify the structure of the conventional M'' process M element, for example, as shown in FIGS. 3 and 4, a glass substrate 3 is coated with an oxide film 4 to serve as an etch stop, and then a gold film 5 is formed. ,
After patterning the metal thin film 5 to a desired shape, an insulator thin film 6 is formed on the surface.

さらに金属薄膜をつ叶てパターニングしMIM素子の対
向電接7とする。この時MIM素子のLii積は金属電
標5と対向電極7が互いに重な9合う部分の面積となる
。液晶表示装置とするには次に透明導電極により画素電
極8を廖成し、表面に液晶配向層を形成して一定?間隙
を保たせた対向基板でセルとなし、その間l!Iに液晶
を封入し偏光板を貼り付けてTNN液晶表示クツする。
Further, a metal thin film is formed and patterned to form the opposing electrical connection 7 of the MIM element. At this time, the Lii product of the MIM element is the area of the portion where the metal electrode 5 and the counter electrode 7 overlap each other. To make a liquid crystal display device, next, the pixel electrode 8 is formed using a transparent conductive electrode, and a liquid crystal alignment layer is formed on the surface to maintain a constant level. The opposite substrate with a gap maintained is used as a cell, and between them l! A liquid crystal is sealed in I, a polarizing plate is attached, and a TNN liquid crystal display is installed.

このような構造のMIM素子+1−用いてマトリクヌ型
液晶表示装flt作ろらhすると、従来マトリクス型液
晶表示装νではα3〜α5閣ピツチの画素寸法が多く使
わわておシ、このような寸法の画素に合せたMIM索子
の寸法は3〜6srnpといっt寸法になる。現状のフ
ォトリングラフ接衝ではこの3〜6prn角2いう寸法
領域けL8工とVLSIの境界領域であり、さらにマト
リクス層の表示装置ということでその表示部寸法は5〜
10薗という大きさKなシかなシの面積部分忙すプ−り
”7e城の寸法を持つ素子を形成する必讐が年しかなり
の困難を伴り、またさらに微小寸法の画素を持つ!トリ
クス型液晶表示装曾を作ろうとする場合には完全KVL
BVLSI術を用いなければならずコスト上望ましくな
い。
When creating a matrix-type liquid crystal display device using MIM elements with such a structure, conventional matrix-type liquid crystal display device v often uses pixel dimensions of α3 to α5 pitch, and such dimensions The size of the MIM cable corresponding to the pixel is 3 to 6srnp. In the current photolin graph contact, this 3 to 6 prn square 2 dimension area is the boundary area between L8 and VLSI, and since it is a matrix layer display device, the display part size is 5 to 6 prn square.
It is very difficult to form an element with the size of 7e, and it has pixels of even smaller dimensions! Complete KVL when trying to make a trix type liquid crystal display device.
BVLSI technology must be used, which is not desirable in terms of cost.

一方、MIM素子製造時の寸法上の問題の他に従来のM
IM素子の制逆方法では資金に対称な素子を得ることが
非常に困難で、絶縁体として用いる酸化膜の不拘−性中
金澗一酸化膜界面の不揃いのために1MIMll子に印
加される電圧の極性が賛ろとv−r特性が変化するとい
う非対称性を有しており、このような非対称な特性を持
つνIM素子を通して対称な交番波形で液晶を駆動する
と液晶に非対称な交番波形が印加されるようKなり直流
分が残って液晶表示装置の寿命を著しく損なう。
On the other hand, in addition to dimensional problems when manufacturing MIM elements, conventional MIM
It is very difficult to obtain a symmetrical device using the reverse control method of an IM device, and the voltage applied to a 1M IM device is extremely difficult due to the irregularity of the interface between the metal oxide film and the oxide film used as an insulator. It has an asymmetrical property in that the v-r characteristics change depending on the polarity of the polarity.If the liquid crystal is driven with a symmetrical alternating waveform through a νIM element with such asymmetrical characteristics, an asymmetrical alternating waveform is applied to the liquid crystal. As a result, a direct current component remains, significantly shortening the life of the liquid crystal display device.

本発明は新規なMTM素子の製造方法を考案することK
より微l凡面積のMrM素子を得ると同時に該MIM素
子を2個用い、互いに非対称性を打消す方向に直列接続
して対称なV−1特性を得て液晶表示装置の寿命を長く
するものである。
The present invention is to devise a novel method for manufacturing MTM elements.
To obtain a MrM element with a smaller area and at the same time to use two MIM elements and connect them in series in a direction that cancels out the asymmetry of each other to obtain symmetrical V-1 characteristics and to extend the life of the liquid crystal display device. It is.

以下、実施例によって本発明を説明する。The present invention will be explained below with reference to Examples.

実施例1 パイレックスガラス基板9上1c In、O,、8nO
,。
Example 1 Pyrex glass substrate 9 top 1c In, O, 8nO
,.

工To(工n、0.+ Bn02>あるいFiNi O
r/AU薄膜等の透明導電膜で画素電極1oを形成する
。→第5図←) 次K 10(10〜10000JI厚のタンタル宵寝を
形威し所定の形状にパターニングした後麦面を酸化して
リード部及びMIM素子の一方の金属電極11と馳締@
12を形成する。→第5図6) タンタルのパターニングの際C1ガヌに伽ガスを5〜5
〇−混合してプラズマエッチすることKよ抄タンタルの
テーパーエッチを行なう。
To(Work n, 0.+ Bn02>or FiNi O
The pixel electrode 1o is formed of a transparent conductive film such as r/AU thin film. →Figure 5←) Next K 10 (10 to 10,000 JI thick tantalum material is shaped and patterned into a predetermined shape, then the grain surface is oxidized and the lead part and one metal electrode 11 of the MIM element are tightened.)
form 12. →Fig. 5 6) When patterning tantalum, add 5 to 5 liters of Gaga gas to C1 Ganu.
〇-Mixing and plasma etching Perform taper etching of tantalum.

次に全面K 15Qn〜yano Xの酸化亜鉛薄膜層
13及び約1〜271m厚のポジ型レジスト層14を形
−する、→第5図(cl この状態でパイレックスガラス基板9の裏面、即ちポジ
型レジスト層140反対個から露光を行なうとリード部
及びM工M素子の一方の金属電極11のタンタル部がマ
スクの役割を果し、現惨すると第5図(a)の様にレジ
スト14が残る。
Next, a zinc oxide thin film layer 13 of K15Qn~YanoX and a positive resist layer 14 of about 1~271m thick are formed on the entire surface. When exposure is performed from the opposite side of the resist layer 140, the lead portion and the tantalum portion of the metal electrode 11 of one of the M elements act as a mask, and in the worst case, the resist 14 remains as shown in FIG. 5(a). .

次に酸化亜鉛薄膜層15をエツチングし第5図(・)の
様にする。この時、酸化亜鉛薄膜層13のエツチング条
件をコントロールしてサイドエッチ量を1000〜1o
oooXとする。
Next, the zinc oxide thin film layer 15 is etched to form the structure shown in FIG. 5 (.). At this time, the etching conditions of the zinc oxide thin film layer 13 are controlled to control the side etching amount to 1000~1000
Let it be oooX.

次K 1000〜1ooooKの岸さK Ni Or/
^U薄膜15を形成する。→第5図(t)  この時、
リード部及びMXM素子の一方の金属電極11と絶縁膜
12のテーパーIt [b t−rるステップカバレッ
ジが皇くなる方法(例えば自公転形基板取付治具を用い
て蒸着した抄、スパッタリングを用いた抄する)を用い
ると幽い。
Next K 1000~1ooooK shore K Ni Or/
^U thin film 15 is formed. →Figure 5 (t) At this time,
The taper of the metal electrode 11 and the insulating film 12 on one side of the lead part and the MXM element [b t-r] is a method that increases the step coverage (e.g., using a vapor deposition method using a rotation-revolution type substrate mounting jig, or using sputtering). If you use ``Itasho'', it will be faint.

次に酸化亜鉛薄IIII層13の残留部を除去すること
によ抄、その上層のレジスト14及びNi0r/^U薄
膜15sl除去して第5回顧の状態にする0次に、Mi
Or/Au薄膜15の不要部分を除去してMIM素子を
完成させるき共に、1iii素電極10を露出させる、
→第5図(h) この時、完成したMIM素子及び画素電極10の平面配
曾図の一例を示すと第6図の様になる。
Next, the residual portion of the zinc oxide thin III layer 13 is removed, and the upper resist layer 14 and the Ni0r/^U thin film 15sl are removed to obtain the state of the fifth recirculation.
While removing unnecessary parts of the Or/Au thin film 15 to complete the MIM device, the 1iii elementary electrode 10 is exposed.
→FIG. 5(h) At this time, an example of the planar layout of the completed MIM element and the pixel electrode 10 is shown in FIG.

MIM素子の面積は絶縁膜12のテーパ一部の長さと対
向電極のtJior/−u薄膜15の幅で決定される。
The area of the MIM element is determined by the length of the tapered portion of the insulating film 12 and the width of the tJior/-u thin film 15 of the counter electrode.

このIIIM素子及び画素115を形成したパイレック
スガラス基板9e面にポリイミド樹脂を塗布・焼成し綿
布でラビングするこをKよって液晶配向処理を施す、別
にストライブ状の透明[16を形成し、ポリイミド樹脂
とラビングによって液晶V向処理を施したパイレックス
ガラス対肉1#板17を用意L15〜20μmの間隙を
保って接着し液晶18を刺入する。この時、液晶分子が
上下の基板9.17間で約9011rねloられる様ラ
ビングしておく。この液晶セルの外側に偏光軸を液晶の
V白状sK合わせて偏光板19.20を1雪しTN型液
晶表示装装置する。→第7図 以上の様にして作ったマドIJクス型液晶表示装馨の岬
価回路は第8図の様になる。
A polyimide resin is coated on the surface of the Pyrex glass substrate 9e on which the IIIM element and the pixels 115 are formed, and the polyimide resin is rubbed with a cotton cloth to perform a liquid crystal alignment treatment. A Pyrex glass-to-meat 1# plate 17 which has been subjected to liquid crystal V-direction treatment by rubbing is prepared and adhered with a gap of 15 to 20 μm, and the liquid crystal 18 is inserted. At this time, rubbing is performed so that the liquid crystal molecules are distributed approximately 9011 times between the upper and lower substrates 9 and 17. A TN-type liquid crystal display device is formed by placing polarizing plates 19 and 20 on the outside of this liquid crystal cell, aligning the polarization axis with the liquid crystal V white sK. →Figure 7 The capacitor circuit of the IJ type liquid crystal display device made as above is shown in Figure 8.

東施例2 実施例1とはは同様の製造Tsであるが酸化膜の形成工
s!において、鮪9図(a) K示す様にガラス基板2
1上に画素電極22とリード部及びMIM素子の一方の
金属IF極23を彩度した後、全面にTaをスパッタリ
ングした後400〜500 ”Cの酸素中で熱酸化を行
なって全面に酸化膜24を形成する。
East Example 2 The manufacturing process is the same as in Example 1, but the oxide film formation process is different! In this case, the glass substrate 2 is placed as shown in Figure 9 (a) K.
After saturating the pixel electrode 22, the lead part, and the metal IF electrode 23 on one side of the MIM element, Ta is sputtered on the entire surface, and then thermal oxidation is performed in oxygen at 400 to 500 C to form an oxide film on the entire surface. Form 24.

さらKll施例1と同様の工程でMIM素子を完成させ
第9図(b)の様和する。
Furthermore, the MIM device is completed by the same process as in Kll Example 1, and the appearance shown in FIG. 9(b) is obtained.

以上実鰺例についてlIF明を行なったが本発明は上記
実施例VctlF!′定される屯のではなく、−1えば
基板に関してはパイレックスガラスに限らずソーダライ
ムガラス郷、通常の液晶表示装#に用いられる材料なら
何でも用いることがで創る。
Although IIF was performed on the actual mackerel example above, the present invention is based on the above-mentioned example VctlF! For example, the substrate is not limited to Pyrex glass, but can be made of soda lime glass or any material used in ordinary liquid crystal display devices.

ヌ、絶II#膜の形成法忙ついても金属薄膜を形成させ
てから、陽極酸化、熱酸化、プラズマ酸化あるいは酸素
イオンの打込入等各種の酸化法を甲いることかで−る。
Method of Forming a Film: After forming a thin metal film, various oxidation methods such as anodic oxidation, thermal oxidation, plasma oxidation, or implantation of oxygen ions can be applied.

又、酸化物や有機材料を直接スパッタリング、OVD、
プラズマcvn、1子ビーム蒸着、誘導加熱蒸着、イオ
ンビーム蒸着、塗布法擲各種の膜形成技術を用いること
かで−る。
In addition, oxides and organic materials can be directly sputtered, OVD,
Various film forming techniques such as plasma CVN, single beam evaporation, induction heating evaporation, ion beam evaporation, and coating methods can be used.

さらに、実施例中で述べた酸化亜鉛薄膜についても、廁
光時W光線を透過し、フォトレジスト、絶縁体験及び基
板材質2選択的にエツチングが可能な材賀ならば何を用
いても*<、酸化マグネシウム、酸化カルシウム、9化
ケイ素岬の無機材料やポリイミド樹脂等の有機材料を用
いることも可能である。
Furthermore, regarding the zinc oxide thin film mentioned in the examples, any material can be used as long as it transmits W light under bright light and can be selectively etched for photoresist, insulation, and substrate materials. It is also possible to use inorganic materials such as , magnesium oxide, calcium oxide, and silicon 9ide, and organic materials such as polyimide resin.

実施例1に従って第5図におHるリード部及びMIM素
子の一方の電極11となるタンタルを、5ooOX、絶
縁膜12として上記タンタルを□陽極酸化して300λ
の酸化膜を形膚した。酸化亜鉛薄膜Cr/^U薄膜をつ
けMIM素子を形1i! L f 、 Ni Cjr/
Au薄膜によるV工M素子の他の一方の電極150幅を
30mmとじ300 s m角の画素wvIiと組合せ
マトリクス型液晶表示装冒を作1.vth−tsvrm
e 、  Vsat = 2. OVrmeの液晶を封
入し、115バイ1ヌ、512分の1デ纂−ティの電圧
平均化法で駆動を行なったところ、12〜L5Vh−p
の電圧範囲で0N390−以上、OFF : 10嗟以
下のマントラストが得られた。
According to Example 1, the tantalum that will become the lead part and one electrode 11 of the MIM element shown in FIG.
An oxide film was formed on the surface. Zinc oxide thin film Cr/^U thin film attached and MIM element type 1i! L f , Ni Cjr/
The width of the other electrode 150 of the V-type M element made of an Au thin film was set to 30 mm, and a matrix type liquid crystal display device was fabricated by combining it with a 300 sm square pixel wvIi.1. vth-tsvrm
e, Vsat = 2. When an OVrme liquid crystal was sealed and driven using a voltage averaging method of 115 by 1 and 1/512 duty, 12 to L5Vh-p
In the voltage range of 0N390- or more, OFF: 10 mo or less was obtained.

以上説明した様に本発明和よれば、フォトリングラフ工
程で数10μms度のパターン精度の工程を用いてもセ
ルファライン効果によって微小面積のMIM素子を得る
ことかで−1しかもM工M素子1個の場合の極性差を持
ったV−X轡性を2個のM工M素子で極性差が無い様に
修正することが可能で液晶表示装置の寿命を長くするこ
とができる。従って将来、さらに微細パターンの大型マ
トリタス液晶表示−雪、が必要にtrった場合でも、高
nvなマヌクアライナを使用する必要が無くなり製造コ
スト上有利となる。
As explained above, according to the present invention, it is possible to obtain an MIM element with a minute area due to the self-line effect even if the photorin graph process has a pattern accuracy of several tens of microseconds. It is possible to correct the V-X polarity which has a polarity difference in the case of two M elements so that there is no polarity difference, and the life of the liquid crystal display device can be extended. Therefore, even if a large-scale matrices liquid crystal display with an even finer pattern becomes necessary in the future, there will be no need to use a high-nv manufacturer aligner, which will be advantageous in terms of manufacturing costs.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はll工M素子の非lsmI!Ii性を示す。 第2図はM工M素子と液晶を組合せた場合の郷価回路を
示す。 第5図は従来のMIM素子の断面及び見取図◎第4図は
同じ〈従来のMIM素子と一画素の配りを示す平面図で
ある。 第5図は本発明にシけるMIM素子の製造工程の覗、引
回である。 第6!llIは本発明実施例1による液晶表示装置一画
素分の平面図でTo艶第7図はその液晶表示装置の断面
図である。 第8図は実施例1のマトリクス型液晶表示装置の郷価回
路である。 第9図は実施例2における製造工程を説明する図である
。             以 上山願人 株式会社
 −訪精工、嚢 第1図 第2図 第3図 第4図 (Jン 第5図 第5図 第6図 第8図 (b)
Figure 1 shows the non-lsmI! It shows Ii property. FIG. 2 shows a circuit using a combination of an M element and a liquid crystal. Fig. 5 is a cross-sectional view and a sketch of a conventional MIM element. ◎ Fig. 4 is a plan view showing the same conventional MIM element and the arrangement of one pixel. FIG. 5 shows a glimpse of the manufacturing process of the MIM device according to the present invention. Sixth! llI is a plan view of one pixel of the liquid crystal display device according to the first embodiment of the present invention, and FIG. 7 is a sectional view of the liquid crystal display device. FIG. 8 is a circuit diagram of the matrix type liquid crystal display device of Example 1. FIG. 9 is a diagram illustrating the manufacturing process in Example 2. Above Yamaganjin Co., Ltd.

Claims (3)

【特許請求の範囲】[Claims] (1)  複数の表示画素を有し、該表示画素の各々に
金属−絶級体一金属(Metal−In5ulator
 −Metal略してMIM)構造を有する非t*m素
子(以下MIM素子と呼ぶ)を結合した賃トリクス型液
晶表示mtにシいて、皺輩、xM素子が透明基板への透
明導電性薄膜の形成及びバターニング、金属薄膜の形成
及びバターニング、絶縁体薄膜の形成、透明薄膜の形成
、ポジ形フオ)L/ジヌト層の形成、透明基板裏面から
の露光、感光しtフォトレジスト部の除去、透明薄膜不
要部の除去、金属薄膜の形成、前述の透明薄膜不要部゛
の除去工1で残った透明薄膜及びその上面のフォトレジ
スト及び金属薄膜の除去、さらに残つた2層目の金属薄
膜のバタ□」ユングなる工IIKて完成されることを特
徴をするマトリクス型液晶表示装置。
(1) It has a plurality of display pixels, and each of the display pixels is made of metal-in5ulator.
-Formation of a transparent conductive thin film on a transparent substrate in a matrix-type liquid crystal display mt combining non-t*m elements (hereinafter referred to as MIM elements) with a metal (abbreviated as MIM) structure, an xM element is formed on a transparent substrate. and buttering, formation of a metal thin film and buttering, formation of an insulating thin film, formation of a transparent thin film, formation of a positive photoresist layer, exposure from the back side of the transparent substrate, removal of the exposed photoresist portion, Removal of unnecessary parts of the transparent thin film, formation of metal thin film, removal of the transparent thin film remaining from the above-mentioned removal process 1 of the unnecessary part of transparent thin film, photoresist and metal thin film on its upper surface, and removal of the remaining second layer of metal thin film. This is a matrix-type liquid crystal display device that is characterized by being completed by Jung's work.
(2)−1示画素に対し二僻のMIM素子が接続されて
いることを特徴とする特許請求の範囲第1項記載のマト
リクス型液晶表示装置・
(2) A matrix-type liquid crystal display device according to claim 1, characterized in that two MIM elements are connected to each pixel.
(3)二個のMIM素子が互いに逆方向に直列襞間され
ていることを41111とする特許請求の範囲第2項記
載のマトリクス型液晶表示装置。
(3) The matrix type liquid crystal display device according to claim 2, wherein two MIM elements are folded in series in opposite directions.
JP56177484A 1981-11-05 1981-11-05 Matrix type liquid crystal display Granted JPS5879281A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56177484A JPS5879281A (en) 1981-11-05 1981-11-05 Matrix type liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56177484A JPS5879281A (en) 1981-11-05 1981-11-05 Matrix type liquid crystal display

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP62088319A Division JPS63113425A (en) 1987-04-10 1987-04-10 Matrix type liquid crystal display device

Publications (2)

Publication Number Publication Date
JPS5879281A true JPS5879281A (en) 1983-05-13
JPH0430004B2 JPH0430004B2 (en) 1992-05-20

Family

ID=16031708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56177484A Granted JPS5879281A (en) 1981-11-05 1981-11-05 Matrix type liquid crystal display

Country Status (1)

Country Link
JP (1) JPS5879281A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55161273A (en) * 1979-05-30 1980-12-15 Northern Telecom Ltd Liquid crystal display unit and producing same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55161273A (en) * 1979-05-30 1980-12-15 Northern Telecom Ltd Liquid crystal display unit and producing same

Also Published As

Publication number Publication date
JPH0430004B2 (en) 1992-05-20

Similar Documents

Publication Publication Date Title
JPS59131974A (en) liquid crystal display device
EP0460747A2 (en) Methods of fabricating MIM type device arrays and display devices incorporating such arrays
US5227901A (en) Liquid crystal display device
JPH0458008B2 (en)
JP2957901B2 (en) Active matrix array substrate and manufacturing method thereof
JPS5879281A (en) Matrix type liquid crystal display
JP2778746B2 (en) Liquid crystal display device and method of manufacturing electrode substrate
JPS58178320A (en) electro-optical device
JPS6126071B2 (en)
JPH0326367B2 (en)
JP3287290B2 (en) Anodizing method, anodizing equipment
JP2585465B2 (en) Matrix array substrate
JPH0446412B2 (en)
JPS5852680A (en) Manufacture of liquid crystal panel substrate
JP2647115B2 (en) Manufacturing method of matrix array substrate
JP2590670B2 (en) Manufacturing method of electro-optical device
JPH0356456B2 (en)
JPH0210924B2 (en)
JPS5840527A (en) Manufacturing method of liquid crystal panel substrate
JPH04263223A (en) Production of liquid crystal display device
JPS6037523A (en) liquid crystal display device
JPS63113425A (en) Matrix type liquid crystal display device
JPH06160911A (en) Liquid crystal display
JPH0731329B2 (en) Method for manufacturing liquid crystal display substrate
JPH029325B2 (en)