JPS58154250A - Hybrid integrated circuit - Google Patents
Hybrid integrated circuitInfo
- Publication number
- JPS58154250A JPS58154250A JP3744482A JP3744482A JPS58154250A JP S58154250 A JPS58154250 A JP S58154250A JP 3744482 A JP3744482 A JP 3744482A JP 3744482 A JP3744482 A JP 3744482A JP S58154250 A JPS58154250 A JP S58154250A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- hybrid integrated
- integrated circuit
- fixing piece
- packing material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Casings For Electric Apparatus (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は混成集積回路の改良、特に簡易なパッケージ構
造を実現する混成集積回路に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to improvements in hybrid integrated circuits, and particularly to hybrid integrated circuits that realize a simple package structure.
従来の混成集積回路では、!It図に示す如く所望のI
gl路素子を組込んだ混成集積1路基板(1)の鳩端部
にほぼ同形状の接着樹脂を含浸させ九接鞠シー) (2
3を配置し、樹脂製の蓋体(33を当接して加圧加熱慇
理して両者を一体化tで密封してい友。In conventional hybrid integrated circuits,! As shown in the It diagram, the desired I
The end of the hybrid integrated one-way board (1) incorporating the Gl-way element is impregnated with an adhesive resin having approximately the same shape.
3, place the resin lid (33) in contact with each other, apply pressure and heat, and seal the two together with a t.
斬る混成集積回路では接着樹脂を用いる湿式による密封
方法を採用して−るので、上記した接着工程で大量の混
成集積回路を加熱炉内に配して1時開以上の長時間加熱
しなくてはならない。従って祈る湿式の密封を採る限〕
、量産性の障害となる欠点を有している。Since a wet sealing method using adhesive resin is used for hybrid integrated circuits, it is not necessary to place a large amount of hybrid integrated circuits in a heating furnace and heat them for a long time, such as opening for more than 1 hour, during the bonding process described above. Must not be. Therefore, as long as you adopt the wet sealing method〕
However, it has drawbacks that impede mass production.
本発明は新よした欠点に鑑みてなされ、従来の欠点を除
去し九乾式の密封方法を採る混成集積回路を実現するも
のである。以下に本発明の実施例を第2図乃至第4図を
参照して詳述Tる。The present invention has been made in view of the drawbacks of the prior art and provides a hybrid integrated circuit which eliminates the drawbacks of the prior art and employs a nine-way sealing method. Embodiments of the present invention will be described in detail below with reference to FIGS. 2 to 4.
本発明に依る混成集積回路は所望の回路素子(図示せず
)を組込んだ混成集積回路基板aυと、枠状のバッキン
グ材112Jと、蓋体a3および固着片■で構成されて
いる。The hybrid integrated circuit according to the present invention is composed of a hybrid integrated circuit board aυ incorporating desired circuit elements (not shown), a frame-shaped backing material 112J, a lid a3, and a fixing piece (2).
混成集積1路基板aυとしては表面を陽極酸化したアル
寝二りム基板、あるいはネーロー等の絶縁Mな付着した
鉄又はアルミニりム基板等である。The hybrid integrated one-way board aυ may be an aluminum laminate board whose surface is anodized, or an iron or aluminum laminate board with an insulating material such as Nereau.
断る鼻板συ上には銅箔による導電路、抵抗体ベースト
を印刷焼成した抵抗体、あるいは導電路上に半田ペース
ト等で固看したトランジスタベレット又はチップ素子等
のII!U路素子管素子付着L″CC所望路を構成Tる
。On the nose plate συ, there is a conductive path made of copper foil, a resistor with a resistor base printed and fired, or a transistor pellet or chip element fixed on the conductive path with solder paste, etc. II! U path element tube element attachment L''CC configures desired path T.
バクキング材Iaは封止を行う基tjia1)の周#1
iilとほぼII形の枠状に形成され、第2図の如<i
/9コンゴムのみで整形されたものあるいは第1図の如
(エボキン樹脂の芯材(121)の両面にシリコンゴム
(122)を貼着したものを用いる。このバッキング材
Qりの厚さは蓋体a3の形状によりて異なるが、第2図
の卯〈平板状の蓋体(13を用いるときは基板συ上の
回路素子を保護するに十分な高さを確保する様にし、た
とえば101の厚さに設定する。The backing material Ia is the periphery #1 of the base tjia1) for sealing.
It is formed into a frame shape of approximately II shape, as shown in Fig. 2.
/9 Use a material shaped with only silicone rubber or a material with silicone rubber (122) pasted on both sides of the Evokin resin core material (121) as shown in Figure 1.The thickness of this backing material Although it varies depending on the shape of the body a3, when using the flat cover body (13) shown in Fig. 2, it is necessary to ensure a height sufficient to protect the circuit elements on the substrate συ, for example, a thickness of 101. Set to
第4図の如く蓋体(13を有底の器状にしたときは2[
1
〜5m根度のり一ト状で十分である。As shown in Figure 4, when the lid body (13) is shaped like a bottomed container, 2 [
A sheet of glue with a root length of 1 to 5 m is sufficient.
蓋体(13はエポキV樹脂を整形して形成し、第2図の
如く平板状でも、第4図の如(有底の器状でも良い、蓋
体αlは基本tFJには基板(tIl上のIP!回路素
子を完全KWi’)m能を有すれば十分である。The lid body (13 is formed by shaping epoxy V resin, and can be flat plate-like as shown in Fig. 2 or bottomed vessel-like shape as shown in Fig. It is sufficient that the IP! circuit elements have full KWi')m functionality.
固着片Q41は第2図及び第4図の如くコ字状に令属欲
を整形して形成され、蓋体03と基板(11とを圧着し
て挾持できる間隔を有する様に配置1Tる。この結果バ
ンキング材(121が圧着されるので容易VC所封構造
が実現できる。また固着片Q4の一端は基板u1)CD
反対主面に設けた切り欠き都115に嵌め込まれて固着
片を艮<シ、且つ基板(111の放熱板への取Hけの障
害とならないようにする。更に第4図の如く蓋体a3に
も切り火きNAl151を形成して固着片a尋を混成集
積1晶の@面のみに露出するようにすると美感も向上で
きる。F?る金颯片Iは基板(11)の四隅あるいはそ
の近傍に配置され、基板αυが大きくなればその数を適
宜増やす0
駈上した本発明の構造に依れば、バッキング材(121
および固着片a尋によりて密封構造を達成できるので、
以下の数々の利点を生ずる。The fixing pieces Q41 are formed into a U-shape as shown in FIGS. 2 and 4, and are arranged 1T so as to have an interval that allows the lid 03 and the substrate 11 to be crimped and clamped. As a result, since the banking material (121) is crimped, a VC sealing structure can be easily realized.Also, one end of the fixed piece Q4 is connected to the board u1) CD
It is fitted into the notch 115 provided on the opposite main surface to prevent the fixed piece from becoming an obstacle to the heat dissipation plate of the substrate (111).Furthermore, as shown in FIG. 4, the lid body a3 The aesthetic appearance can also be improved by forming a cutoff NAl 151 so that the fixed piece a fathom is exposed only on the @ side of the hybrid accumulation 1 crystal. According to the structure of the present invention, the backing material (121
And since a sealed structure can be achieved by the fixed piece a fathom,
This results in a number of advantages:
第1に完全に乾式シールとなるので、封止工程の湿式シ
ールの設備を全く不倭にでき、接置を行なわないので流
れ作業による機械8!]1に封止を行なオ、る。この結
果従来不可能とされていた封止工程の自動化も容易にs
li!できる。First, since it is a completely dry seal, there is no need for any equipment for wet sealing in the sealing process, and since there is no contact, it is possible to use a machine that can be used for assembly line work. ]Sealing is performed on 1. As a result, automation of the sealing process, which was previously considered impossible, is now possible.
li! can.
第2に1板■として金職童用いると、固着片Q4による
力eノを強くしても基板(11の割れる危惧はなく、密
封度を良好となる・
第5に固着片I4をはずTことにより容易にm体を開け
られるので、不良の解明に便利である。また部品4IJ
3?換によ)再生も行うことが可能である。Second, if a metal craftsman is used as one board, there is no risk of the board (11) cracking even if the force e from the fixed piece Q4 is increased, and the sealing degree is good.Fifth, remove the fixed piece I4 This makes it easy to open the m body, which is convenient for identifying defects.
3? It is also possible to perform regeneration (in exchange).
以上に詳述しt如(本発明は混成集積回路では従来皆無
でありた乾式V−ルを容易に実現でき、Iつ製造り自動
化も可能とした。j!にチップ素子の普及によプ素子自
体の耐湿性が著しく向上した今日では本@明の乾式シー
ルがこれからの混成集積回路の主流となるのは明らかで
ある。As described in detail above, the present invention has made it possible to easily realize a dry V-type circuit, which was previously absent in hybrid integrated circuits, and also made it possible to automate manufacturing. Nowadays, the moisture resistance of the elements themselves has improved significantly, and it is clear that the dry seal method proposed by @Mei will become the mainstream for future hybrid integrated circuits.
第1図は従来例を説明する断面図、vPI2図乃至第4
図は本発明の詳細な説明する断面図である。
土な図書の説明
αυは混成集積回路基板、α3はバッキング材、0は蓋
体、a瘤は固着片である。Figure 1 is a cross-sectional view explaining the conventional example, vPI2 to 4.
The figure is a sectional view illustrating the invention in detail. Explanation of the earthy book αυ is a hybrid integrated circuit board, α3 is a backing material, 0 is a lid, and a knob is a fixed piece.
Claims (1)
板の鳩端部に配置される枠状のバッキング材と該バッキ
ング材に当接し前記&板を覆う蓋体と前記基板と蓋体と
を加圧して挾持Tる固着片とを具備することを特徴とす
る混成集積回路。 2、特許請求の範囲第1項に於いて、前記バッキング材
によに前記蓋体とIk板とをFr望の開隔に*@させる
ことな特徴とする混成集積回路。 五 特許請求の範囲第1項に於いて、前記バッキング材
を樹脂枠体の両面にνリプンゴムを接着することを特徴
とする混成集積回路。 4、特、I!F請求の範囲第1項に於−て、前記固着片
の一端を前記基板の底面の切り欠き部に散着することを
特徴とする混成集積回路。[Scope of Claims] t. A hybrid integrated one-way board incorporating desired circuit elements, a frame-shaped backing material disposed at the end of the board, and a lid member that comes into contact with the backing material and covers the & board. and a fixing piece that presses and clamps the substrate and the lid. 2. The hybrid integrated circuit according to claim 1, wherein the backing material allows the lid body and the Ik plate to be spaced apart as desired. 5. The hybrid integrated circuit according to claim 1, wherein the backing material is made of v-lip rubber bonded to both sides of the resin frame. 4. Special I! F. The hybrid integrated circuit according to claim 1, wherein one end of the fixing piece is scattered in a notch on the bottom surface of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3744482A JPS58154250A (en) | 1982-03-09 | 1982-03-09 | Hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3744482A JPS58154250A (en) | 1982-03-09 | 1982-03-09 | Hybrid integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58154250A true JPS58154250A (en) | 1983-09-13 |
JPH0354469B2 JPH0354469B2 (en) | 1991-08-20 |
Family
ID=12497670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3744482A Granted JPS58154250A (en) | 1982-03-09 | 1982-03-09 | Hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58154250A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008019087A (en) * | 2006-07-14 | 2008-01-31 | Mitsubishi Heavy Ind Ltd | Web folding device and rotary press |
FR2957192A1 (en) * | 2010-03-03 | 2011-09-09 | Hispano Suiza Sa | ELECTRONIC POWER MODULE FOR AN ACTUATOR FOR AN AIRCRAFT |
CN102915976A (en) * | 2012-10-08 | 2013-02-06 | 华东光电集成器件研究所 | Anti-high-overload integrated circuit |
-
1982
- 1982-03-09 JP JP3744482A patent/JPS58154250A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008019087A (en) * | 2006-07-14 | 2008-01-31 | Mitsubishi Heavy Ind Ltd | Web folding device and rotary press |
FR2957192A1 (en) * | 2010-03-03 | 2011-09-09 | Hispano Suiza Sa | ELECTRONIC POWER MODULE FOR AN ACTUATOR FOR AN AIRCRAFT |
CN102915976A (en) * | 2012-10-08 | 2013-02-06 | 华东光电集成器件研究所 | Anti-high-overload integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0354469B2 (en) | 1991-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4079511A (en) | Method for packaging hermetically sealed integrated circuit chips on lead frames | |
KR930024140A (en) | Semiconductor device and manufacturing method | |
US4482781A (en) | Stabilization of semiconductor device package leads | |
JPS58154250A (en) | Hybrid integrated circuit | |
JPS63187652A (en) | Heat-resistant resin-encapsulated semiconductor device | |
JP3064850B2 (en) | Lead frame for semiconductor device | |
JPH0779114B2 (en) | A method of mounting an IC suspended in an open part of a frame made of an insulating material on a substrate | |
JPH06334070A (en) | Hybrid integrated circuit device | |
JPS63117451A (en) | Semiconductor device | |
JP2739349B2 (en) | Substrate for mounting electronic components | |
JPS58153354A (en) | Hybrid integrated circuit | |
JPH0691162B2 (en) | Cap for sealing electronic parts and manufacturing method thereof | |
JPH02102565A (en) | Semiconductor device | |
JPS63248155A (en) | Semiconductor device | |
JP2507273Y2 (en) | Resin-sealed electronic device | |
JPS5918450U (en) | solar cell module | |
JPS5812447Y2 (en) | semiconductor equipment | |
JPH03129840A (en) | Resin-sealed semiconductor device | |
JPH04115540A (en) | Manufacture of semiconductor device having heat sink | |
JPS5710253A (en) | Semiconductor device | |
JP3552301B2 (en) | Electronic component mounting substrate and method of manufacturing the same | |
JPH0613499A (en) | Hybrid integrated circuit device | |
JPS5824463Y2 (en) | Package structure of hybrid integrated circuit | |
JPH06163747A (en) | Hybrid integrated circuit device | |
JPH03270057A (en) | Integrated circuit device |