JPS58132288A - Sound volume adjustment circuit for piezo- electric buzzer - Google Patents
Sound volume adjustment circuit for piezo- electric buzzerInfo
- Publication number
- JPS58132288A JPS58132288A JP57015104A JP1510482A JPS58132288A JP S58132288 A JPS58132288 A JP S58132288A JP 57015104 A JP57015104 A JP 57015104A JP 1510482 A JP1510482 A JP 1510482A JP S58132288 A JPS58132288 A JP S58132288A
- Authority
- JP
- Japan
- Prior art keywords
- piezoelectric buzzer
- volume adjustment
- adjustment circuit
- terminal
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 description 7
- 230000003321 amplification Effects 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 1
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】 本発明は圧電ブザーの音量調整回路の改良に関する。[Detailed description of the invention] The present invention relates to an improvement in a volume adjustment circuit for a piezoelectric buzzer.
一般に、自励振用圧電ブザーを用いた駆動回路は、第1
図に示した通りであり、圧電ブザ一本体に帰還電極を有
しており、エミッタ接地ノ1−トレー発振器の変形回路
をなしている。この場合、帰還電極に印加される電圧v
fがvoより1800ずれジスタの入力抵抗をhiel
、電流増巾率をhfe1とする)の条件を満すこと、ト
ランジスタTr1のDCバイアス点が電源電圧の%とな
ること、抵抗R2を調整してスプリアス発振が乗らない
様にすること等の回路条件がある。Generally, a drive circuit using a self-oscillating piezoelectric buzzer has a first
As shown in the figure, the piezoelectric buzzer has a feedback electrode on its main body, and forms a modified circuit of a grounded emitter and tray oscillator. In this case, the voltage v applied to the return electrode
f deviates from vo by 1800 Hiel the input resistance of the register
, the current amplification rate is hfe1), the DC bias point of the transistor Tr1 is % of the power supply voltage, and the resistor R2 is adjusted to prevent spurious oscillation. There are conditions.
次に圧電ブザーの音量調整回路の従来例について第2図
を参考に説明する。Next, a conventional example of a volume adjustment circuit for a piezoelectric buzzer will be described with reference to FIG.
第2図において、イはマイクロコンピュータ、OUTは
その出力を示し、プは圧電ブザー駆動回路である。In FIG. 2, A is a microcomputer, OUT is its output, and P is a piezoelectric buzzer drive circuit.
第1図で説明した様に、第2図では圧電ブザー駆動回路
2に与える電圧を半固定抵抗器V R/で調整している
。この場合、圧電ブザー駆動回路2からみる電源インピ
ーダンスは少くとも半固定抵抗器VR’のインピーダン
スより犬となる。圧電ブザー駆動回路2に流れる電流波
形は概ね発振波形に近似するので、圧電ブザー駆動回路
ノに加わる電圧が大きな変動を持つこととなる。この結
果、第1図で説明した発振条件がくずれ、発振音の歪が
増大し、甚だしい場合は発振の停止を招来する結果とな
った。As explained in FIG. 1, in FIG. 2, the voltage applied to the piezoelectric buzzer drive circuit 2 is adjusted by the semi-fixed resistor VR/. In this case, the power supply impedance seen from the piezoelectric buzzer drive circuit 2 is at least higher than the impedance of the semi-fixed resistor VR'. Since the current waveform flowing through the piezoelectric buzzer drive circuit 2 roughly approximates the oscillation waveform, the voltage applied to the piezoelectric buzzer drive circuit 2 will have large fluctuations. As a result, the oscillation conditions explained in FIG. 1 are disrupted, the distortion of the oscillation sound increases, and in extreme cases, the oscillation may stop.
本発明はかかる不具合を除去するだめに圧電ブザーから
みだ電源インピーダンスに着目し、音量を調整するため
の如伺なる設定時点においても極小の電源インピーダン
スを与える回路を提供せんとするものである。In order to eliminate such problems, the present invention focuses on the power source impedance leaking from the piezoelectric buzzer, and aims to provide a circuit that provides a minimum power source impedance even at any setting point for adjusting the volume.
以下に本発明の一実施例について第3図の圧電ブザー音
量調整回路を参考に説明する。1はPチャンネルのマイ
クロコンピュータで、コントローラをなしており、断続
波形を出力するオープンドレイン出力端子OUTから半
固定抵抗器VR,固定抵抗器R4を経て接地し、両者の
中点にNPN型のトランジスタTR2のベースを接続し
である。An embodiment of the present invention will be described below with reference to the piezoelectric buzzer volume adjustment circuit shown in FIG. 1 is a P-channel microcomputer, which serves as a controller, and is connected to the open drain output terminal OUT, which outputs an intermittent waveform, through a semi-fixed resistor VR, a fixed resistor R4, and grounded, and an NPN type transistor connected to the midpoint between the two. Connect the base of TR2.
これにより、一種のエミッタフォロアー回路を構成しで
ある。すなわち、マイクロコンピュータ1の出力端子O
UTにパルス波形を出力することにより圧電ブザーの発
振回路を制御し断続音を発生させるものである。圧電ブ
ザーの消費電力は極めて小さいので、半固定抵抗器VR
,固定抵抗器R4の値をある程度小さくとればトランジ
スタTR2のトランジスタTR2のベース電位VBは半
固定抵抗器VRを変化させることにより可変となる。更
にトランジスタTR2のベース−エミッタ間の電位vB
Eを差し引いた値がエミッタ電圧vEとして現れる。エ
ミッタ電圧vEは一種の安定化電源となる。この様にし
て圧電ブザー駆動回路2に印加される電圧vEが調整さ
れることになる。一方、圧電ブザー駆動回路2からみた
電源インピーダンスRは、電圧+Vが低インピーダンス
であれば、はトランジスタTR2の電流増巾率である。This constitutes a kind of emitter follower circuit. That is, the output terminal O of the microcomputer 1
By outputting a pulse waveform to the UT, the oscillation circuit of the piezoelectric buzzer is controlled and an intermittent sound is generated. Since the power consumption of the piezoelectric buzzer is extremely small, the semi-fixed resistor VR
, if the value of the fixed resistor R4 is set to a certain small value, the base potential VB of the transistor TR2 can be made variable by changing the semi-fixed resistor VR. Furthermore, the base-emitter potential vB of the transistor TR2
The value obtained by subtracting E appears as the emitter voltage vE. The emitter voltage vE serves as a kind of stabilized power source. In this way, the voltage vE applied to the piezoelectric buzzer drive circuit 2 is adjusted. On the other hand, if the voltage +V has a low impedance, the power supply impedance R seen from the piezoelectric buzzer drive circuit 2 is the current amplification rate of the transistor TR2.
この電流増巾率hfe2は通常100以上にできるので
、従来例よりは飛躍的に電源インピーダンスを低下させ
たこととなる。Since this current amplification factor hfe2 can normally be set to 100 or more, the power source impedance is dramatically lowered than in the conventional example.
以上の実施例の説明から明らかなように、本発明の圧電
ブザーの音量調整回路は、断続波形を出力するコントロ
ーラと、コレクタ端子を電源に接続したNPN型トラン
ジスタと、中点を前記NPN型トランジスタのベース端
子に接続し、両端を前記コントローラの出力端子及び接
地端子に接続した可変抵抗器と固定抵抗器の縦続接続回
路と、前記NPN型トランジスタのエミッタ端子と前記
接地端子との間に、圧電ブザーを含む圧電ブザー発振N
路を接続したものであるだめ、単純な回路構成で、音量
を可変でき、まだ、歪のない音質を有する圧電ブザー駆
動回路を得ることができる。As is clear from the description of the embodiments above, the piezoelectric buzzer volume adjustment circuit of the present invention includes a controller that outputs an intermittent waveform, an NPN transistor whose collector terminal is connected to a power supply, and a midpoint connected to the NPN transistor. A cascade circuit of a variable resistor and a fixed resistor is connected to the base terminal of the controller, and both ends are connected to the output terminal and the ground terminal of the controller, and a piezoelectric voltage is connected between the emitter terminal of the NPN transistor and the ground terminal. Piezoelectric buzzer oscillation N including buzzer
Since the piezoelectric buzzer drive circuit has a simple circuit configuration, the volume can be varied and the piezoelectric buzzer drive circuit has sound quality without distortion.
尚、前記コントローラをマイクロコンピュータを使用す
れば、他の機能と1、圧電ブザーとを効果的に組合せて
、種々の制御を容易に構成することができる。If a microcomputer is used as the controller, it is possible to effectively combine other functions and the piezoelectric buzzer to easily configure various controls.
第1図は通常の自励振用圧電ブザーの駆動回路図
図、第2図は従来の圧電ブザーの音量調整回路4.1・
・・・・・マイクロコンピュータ(コントローラ)、2
・・・・・・圧電ブザー駆動回路、TR2・・・・・・
NPN型のトランジスタ、VR・・・・・・半固定抵抗
器、R4・・・・・・固定抵抗器。Fig. 1 is a drive circuit diagram of a conventional self-oscillating piezoelectric buzzer, and Fig. 2 is a conventional piezoelectric buzzer volume adjustment circuit 4.1.
...Microcomputer (controller), 2
...Piezoelectric buzzer drive circuit, TR2...
NPN type transistor, VR...semi-fixed resistor, R4... fixed resistor.
Claims (2)
子を電源に接続したNPN型トランジスタと、中点を前
記NPN型トランジスタのベース端子に接続し、両端を
前記コントローラの出力端子及び接地端子に接続した可
変抵抗器と固定抵抗器の縦続接続回路と、前記NPN型
トランジスタのエミッタ端子と前記接地端子との間に圧
電ブザーを含む圧電ブザー駆動回路を接続した圧電ブザ
ーの音量調整回路。(1) A controller that outputs an intermittent waveform, an NPN transistor whose collector terminal is connected to a power supply, a midpoint connected to the base terminal of the NPN transistor, and both ends connected to the output terminal and ground terminal of the controller. A piezoelectric buzzer volume adjustment circuit comprising a cascade connection circuit of a variable resistor and a fixed resistor, and a piezoelectric buzzer drive circuit including a piezoelectric buzzer connected between the emitter terminal of the NPN transistor and the ground terminal.
した特許請求の範囲第1項に記載の圧電ブザーの音量調
整回路。(2) A volume adjustment circuit for a piezoelectric buzzer according to claim 1, wherein the controller is a microcomputer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57015104A JPS58132288A (en) | 1982-02-01 | 1982-02-01 | Sound volume adjustment circuit for piezo- electric buzzer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57015104A JPS58132288A (en) | 1982-02-01 | 1982-02-01 | Sound volume adjustment circuit for piezo- electric buzzer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58132288A true JPS58132288A (en) | 1983-08-06 |
JPH0157919B2 JPH0157919B2 (en) | 1989-12-07 |
Family
ID=11879524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57015104A Granted JPS58132288A (en) | 1982-02-01 | 1982-02-01 | Sound volume adjustment circuit for piezo- electric buzzer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58132288A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03123566A (en) * | 1989-10-07 | 1991-05-27 | Tokyo Electric Co Ltd | Low-frequency therapeutic apparatus |
JPH0530897U (en) * | 1991-10-04 | 1993-04-23 | 日興電機工業株式会社 | Piezoelectric buzzer device |
-
1982
- 1982-02-01 JP JP57015104A patent/JPS58132288A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03123566A (en) * | 1989-10-07 | 1991-05-27 | Tokyo Electric Co Ltd | Low-frequency therapeutic apparatus |
JPH0530897U (en) * | 1991-10-04 | 1993-04-23 | 日興電機工業株式会社 | Piezoelectric buzzer device |
Also Published As
Publication number | Publication date |
---|---|
JPH0157919B2 (en) | 1989-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6111466A (en) | Amplifier with feedback to provide bias adjustment | |
KR100269007B1 (en) | Amplification circuit | |
US4692711A (en) | Current mirror circuit | |
JPH04315207A (en) | Power supply circuit | |
JPS61150505A (en) | Current mirror circuit | |
JPS58132288A (en) | Sound volume adjustment circuit for piezo- electric buzzer | |
US6218906B1 (en) | Amplifier circuit | |
US4754232A (en) | Amplification gain adjusting circuit | |
JPH0368573B2 (en) | ||
JP2557552B2 (en) | Peak clip circuit | |
US4628281A (en) | Feedback amplifier with reduced distortion | |
JPS5915525B2 (en) | monostable multivibrator | |
JP2652991B2 (en) | DC feedback amplifier | |
JP3025793B2 (en) | Oscillation circuit | |
JP2577946B2 (en) | Amplifier circuit | |
JPS61998A (en) | Sample and hold circuit | |
KR0141175B1 (en) | Analog output signal processing circuit | |
JP2752019B2 (en) | Gamma correction circuit for liquid crystal display | |
JPH08204518A (en) | Oscillator circuit | |
JPH02228107A (en) | Bias source circuit and oscillating circuit of gate type linear amplifier | |
JPS5862715A (en) | Switching regulator | |
JPH0553403B2 (en) | ||
JPH0429244B2 (en) | ||
JPH05152871A (en) | Dc feedback amplifier | |
JPH02141018A (en) | Automatic duty adjusting clock generation circuit |