JPS5783946A - Input and output monitoring system - Google Patents
Input and output monitoring systemInfo
- Publication number
- JPS5783946A JPS5783946A JP55159842A JP15984280A JPS5783946A JP S5783946 A JPS5783946 A JP S5783946A JP 55159842 A JP55159842 A JP 55159842A JP 15984280 A JP15984280 A JP 15984280A JP S5783946 A JPS5783946 A JP S5783946A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- circuit
- mark
- scramble signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03866—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To increase an input and output monitoring range by including the number of marks which are found added to an input signal in advance during a comparison between the numbers of input and output marks. CONSTITUTION:An input A is supplied to a circuit 1 to be monitored and a mark-number comparing circuit 3, a scramble signal C is supplied to a scrambling circuit 2 and the mark-number comparing circuit 3, and the output B of the circuit 1 to be monitored is supplied to the scrambling circuit 2. The input A is passed through the circuit 1 to obtain an output B, which is exclusively ORed with the scramble signal C by the scrambling circuit 2 to obtain an output D. For this purpose, the input A, output D and scramble signal C are exclusively ORed by the mark-number counting circuit 3, so the scramble signal C is exclusively ORed twice. Consequently, the influence of the marks of the scramble signal C is eliminated and an output E is the result of an input-output mark- number comparison between the input A and output D, so that when a monitoring section is normal, a section A-B is expanded to a section A-D.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55159842A JPS5783946A (en) | 1980-11-13 | 1980-11-13 | Input and output monitoring system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55159842A JPS5783946A (en) | 1980-11-13 | 1980-11-13 | Input and output monitoring system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5783946A true JPS5783946A (en) | 1982-05-26 |
Family
ID=15702421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55159842A Pending JPS5783946A (en) | 1980-11-13 | 1980-11-13 | Input and output monitoring system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5783946A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0147658A2 (en) * | 1983-12-17 | 1985-07-10 | ANT Nachrichtentechnik GmbH | Arrangement for improving parity counting |
-
1980
- 1980-11-13 JP JP55159842A patent/JPS5783946A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0147658A2 (en) * | 1983-12-17 | 1985-07-10 | ANT Nachrichtentechnik GmbH | Arrangement for improving parity counting |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5783946A (en) | Input and output monitoring system | |
SE7902834L (en) | MONITORING METHOD AND DEVICE FOR SIGNAL AMPLIFIER CONVERTERS | |
JPS5338944A (en) | Abnormality detector | |
JPS5224436A (en) | Key input unit | |
JPS55162102A (en) | Redundancy feedback controller | |
JPS5275961A (en) | Noise deletion equipment | |
JPS5422549A (en) | Equipment power source alarm circuit | |
JPS5773433A (en) | Fault detecting system for interruption request of input/output device | |
JPS5335324A (en) | Key input system | |
JPS53141448A (en) | Logical operation circuit | |
JPS5267921A (en) | Abnormality detection circuit of code reading tv camera | |
JPS5374068A (en) | Time control system | |
JPS5366268A (en) | Automatic analysis register | |
JPS526549A (en) | Multipoint alarm device | |
JPS522348A (en) | Input-output apparatus controlling system | |
JPS5263501A (en) | Operation method of variable pressure operative boiler | |
JPS5312052A (en) | Supervisory protection apparatus for asynchronous motor | |
JPS52129250A (en) | Function test method for logical circuit | |
JPS5334441A (en) | Falut processing circuit at single clock occurrence | |
JPS5383431A (en) | Test method for terminal unit | |
JPS56129809A (en) | Digital adjusting device | |
JPS5786924A (en) | Timer device | |
JPS5539980A (en) | Urgent control circuit | |
JPS5358798A (en) | Annunciator | |
JPS5664679A (en) | Analog electronic time piece having alarm |