JPS5769762A - Sealing method of hybrid integrated circuit - Google Patents
Sealing method of hybrid integrated circuitInfo
- Publication number
- JPS5769762A JPS5769762A JP55145699A JP14569980A JPS5769762A JP S5769762 A JPS5769762 A JP S5769762A JP 55145699 A JP55145699 A JP 55145699A JP 14569980 A JP14569980 A JP 14569980A JP S5769762 A JPS5769762 A JP S5769762A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- conductors
- hybrid integrated
- functional element
- cap
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007789 sealing Methods 0.000 title abstract 3
- 238000000034 method Methods 0.000 title abstract 2
- 239000004020 conductor Substances 0.000 abstract 4
- 239000000758 substrate Substances 0.000 abstract 3
- 239000011521 glass Substances 0.000 abstract 2
- 238000002844 melting Methods 0.000 abstract 2
- 230000008018 melting Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Casings For Electric Apparatus (AREA)
Abstract
PURPOSE:To perform air-tight sealing of a hybrid integrated circuit by a method wherein through-holes in the face not fitted with the functional element is covered with glass having the low melting point, and a cap is fixed on the face fitted with the functional element. CONSTITUTION:Conductors 2 are formed on the surface of a substrate 1, the functional element 4 of the hybrid integrated circuit, etc., and the conductors 2 are connected, and moreover conductors 7 on the back of the substrate 1 are connected electrically to the conductors 2 by the through-holes 3, the back of the substrate 1 is covered with glass 8 having the low melting point, and the cap 6 is fixed on the surface to seal air-tightly. Accordingly because the inside and the outside of the cap 6 are cut off completely, satisfactory air-tight sealing of the functional element can be attained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55145699A JPS5769762A (en) | 1980-10-20 | 1980-10-20 | Sealing method of hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55145699A JPS5769762A (en) | 1980-10-20 | 1980-10-20 | Sealing method of hybrid integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5769762A true JPS5769762A (en) | 1982-04-28 |
Family
ID=15391057
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55145699A Pending JPS5769762A (en) | 1980-10-20 | 1980-10-20 | Sealing method of hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5769762A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6013771U (en) * | 1983-07-07 | 1985-01-30 | 横河電機株式会社 | hybrid integrated circuit |
JPS62179135A (en) * | 1986-01-31 | 1987-08-06 | Mitsubishi Electric Corp | Microwave device module |
EP0628999A1 (en) * | 1993-06-02 | 1994-12-14 | Philips Patentverwaltung GmbH | Sealed feedthrough for a thickfilm ceramic substrate and method of making the same |
US6585068B2 (en) | 2000-09-25 | 2003-07-01 | Suzuki Motor Corporation | Front vehicle body construction |
-
1980
- 1980-10-20 JP JP55145699A patent/JPS5769762A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6013771U (en) * | 1983-07-07 | 1985-01-30 | 横河電機株式会社 | hybrid integrated circuit |
JPS62179135A (en) * | 1986-01-31 | 1987-08-06 | Mitsubishi Electric Corp | Microwave device module |
EP0628999A1 (en) * | 1993-06-02 | 1994-12-14 | Philips Patentverwaltung GmbH | Sealed feedthrough for a thickfilm ceramic substrate and method of making the same |
US6585068B2 (en) | 2000-09-25 | 2003-07-01 | Suzuki Motor Corporation | Front vehicle body construction |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU525955B2 (en) | Plastic vacuum sealing cap | |
AU7485881A (en) | Silicon cell with stamped foil contacts | |
EP0402114A3 (en) | Opto-semiconductor device and method of fabrication of the same | |
EP0033031A3 (en) | Sealed electrical connector assembly | |
AU529505B2 (en) | Sealing and insulating battery | |
AU508431B2 (en) | Electrical component with twopart sealed housing | |
JPS52116074A (en) | Electronic part | |
JPS5769762A (en) | Sealing method of hybrid integrated circuit | |
ES258326U (en) | Sealing strip. | |
JPS5764953A (en) | Semiconductor device | |
JPS5558557A (en) | Resin mold type electronic component and lead frame used therefor | |
JPS5552602A (en) | Waveguide mount | |
JPS5645251B2 (en) | ||
JPS5297183A (en) | Production of air tight terminal | |
JPS54124677A (en) | Semiconductor device | |
JPS5379381A (en) | Production of resin seal type semiconductor device and lead frame used forthe same | |
JPS52103677A (en) | Method of sealing hybrid integrated circuit | |
JPS5338262A (en) | Semiconductor connection system | |
JPS5643812A (en) | Piezoelectric holder | |
JPS5588026A (en) | Production of optical display cell | |
JPS5258371A (en) | Production of resin sealed type electronic part | |
JPS53126270A (en) | Production of semiconductor devices | |
JPS5376728A (en) | Microwave circuit | |
JPS5336195A (en) | Electronic display device | |
JPS5491057A (en) | Semiconductor device |