[go: up one dir, main page]

JPS576966A - Designating system of mode based on each responsible person - Google Patents

Designating system of mode based on each responsible person

Info

Publication number
JPS576966A
JPS576966A JP8000080A JP8000080A JPS576966A JP S576966 A JPS576966 A JP S576966A JP 8000080 A JP8000080 A JP 8000080A JP 8000080 A JP8000080 A JP 8000080A JP S576966 A JPS576966 A JP S576966A
Authority
JP
Japan
Prior art keywords
responsible person
data
mode
input
designated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8000080A
Other languages
Japanese (ja)
Inventor
Yutaka Mizuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP8000080A priority Critical patent/JPS576966A/en
Publication of JPS576966A publication Critical patent/JPS576966A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
    • G06F21/31—User authentication
    • G06F21/34—User authentication involving the use of external additional devices, e.g. dongles or smart cards

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Cash Registers Or Receiving Machines (AREA)

Abstract

PURPOSE:To automatically inhibit a data processing performed by the operators other than the designated responsible persons and in the modes other than the designated one, by setting the operable mode data with every responsible person or the data of operable responsible person for every mode. CONSTITUTION:An input buffer IB, a display buffer HB and a print buffer PB in an input/output port 12 of an electronic register are connected to an input part 1, a display part 13 and print part 14 respectively. At the same time, a CPU15 is connected to the port 12 and an RAM16 via a data bus DB an an address bus AB to deliver the R/W signals. The mode data that can be used by each responsible person is stored in a preset memory M of the RAM16, and the address is designated through an address control part of the CPU15. At the same time, the data given from a storage part is supplied. Thus each responsible person puts his own key into the responsible person switch (not shown in the figure) of an input part 1 to operate his own mode.
JP8000080A 1980-06-13 1980-06-13 Designating system of mode based on each responsible person Pending JPS576966A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8000080A JPS576966A (en) 1980-06-13 1980-06-13 Designating system of mode based on each responsible person

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8000080A JPS576966A (en) 1980-06-13 1980-06-13 Designating system of mode based on each responsible person

Publications (1)

Publication Number Publication Date
JPS576966A true JPS576966A (en) 1982-01-13

Family

ID=13706026

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8000080A Pending JPS576966A (en) 1980-06-13 1980-06-13 Designating system of mode based on each responsible person

Country Status (1)

Country Link
JP (1) JPS576966A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6073797A (en) * 1983-09-29 1985-04-25 富士通株式会社 Cash register
JPS616943U (en) * 1984-06-19 1986-01-16 ナカミチ株式会社 Device to prevent cassettes from being incorrectly inserted in the wrong direction

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127657A (en) * 1979-03-23 1980-10-02 Omron Tateisi Electronics Co Electronic cash register

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127657A (en) * 1979-03-23 1980-10-02 Omron Tateisi Electronics Co Electronic cash register

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6073797A (en) * 1983-09-29 1985-04-25 富士通株式会社 Cash register
JPS616943U (en) * 1984-06-19 1986-01-16 ナカミチ株式会社 Device to prevent cassettes from being incorrectly inserted in the wrong direction

Similar Documents

Publication Publication Date Title
EP0402961A3 (en) Portable electronic memorandum device
JPS576966A (en) Designating system of mode based on each responsible person
JPS56166614A (en) Mixing console
JPS55138106A (en) Coefficient setting system
JPS5621260A (en) Access unit
JPS57182248A (en) Arithmetic processor
JPS55105722A (en) Initial program load system
JPS5723726A (en) Cooking unit
JPS57136239A (en) Device address switching system
JPS57141754A (en) Operator console
JPS57161940A (en) Central processing device
JPS5443650A (en) Memory control method of electronic computer
JPS54100235A (en) Diagnosis system for channel interface circuit
JPS6457382A (en) Mask displaying and processing system
JPS6451793A (en) Telephone system
JPS55145456A (en) Inter-system communication controlling unit
JPS5724097A (en) Storage device
JPS5451427A (en) Memory unit
JPS5690692A (en) Signal processing system of electronic switch board
JPS57178528A (en) Setting system for function key by person in charge
JPS57153365A (en) Conference system
JPS55108071A (en) On-line real time data processor
JPS55102010A (en) Control system for data change
JPS57168335A (en) Audio response unit in computer system
JPS5425642A (en) Input and output control system