JPS5765948A - Multifrequency signal receiver - Google Patents
Multifrequency signal receiverInfo
- Publication number
- JPS5765948A JPS5765948A JP55142601A JP14260180A JPS5765948A JP S5765948 A JPS5765948 A JP S5765948A JP 55142601 A JP55142601 A JP 55142601A JP 14260180 A JP14260180 A JP 14260180A JP S5765948 A JPS5765948 A JP S5765948A
- Authority
- JP
- Japan
- Prior art keywords
- adders
- multipliers
- inputted
- discrete fourier
- positive number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To make discrete Fourier conversion possible without a multistage shift rgister, by using a primary cyclic digital filter, where the filter coefficient is a positive number smaller than 1, in the multifrequency signal converter using discrete Fourier conversion. CONSTITUTION:When an input signal f(nt) is inputted to a terminal 1, cosnomegaT and sinnomegaT supplied from a generating circuit 7 are multiplied by multipliers 31 and 32 and are inputted to adders 41 and 42. Adders 41 and 42 constitute a primary cyclic digital filter together with multipliers 35 and 36 for multiplication of a filter coefficient alpha (alpha is a positive number smaller than 1) and one-period delay registers 51 and 52, and a real part Fc' and an imaginary part Fs' are outputted from adders 41 and 42. The Fc' and the Fs' are squared and are added by an adder 45.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55142601A JPS5765948A (en) | 1980-10-13 | 1980-10-13 | Multifrequency signal receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55142601A JPS5765948A (en) | 1980-10-13 | 1980-10-13 | Multifrequency signal receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5765948A true JPS5765948A (en) | 1982-04-21 |
Family
ID=15319097
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55142601A Pending JPS5765948A (en) | 1980-10-13 | 1980-10-13 | Multifrequency signal receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5765948A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100299557B1 (en) * | 1991-07-11 | 2001-09-22 | 유나이티드 파슬 서어비스 오브 아메리카 인코포레이티드 | Digital filter and method thereof |
-
1980
- 1980-10-13 JP JP55142601A patent/JPS5765948A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100299557B1 (en) * | 1991-07-11 | 2001-09-22 | 유나이티드 파슬 서어비스 오브 아메리카 인코포레이티드 | Digital filter and method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0316036A3 (en) | Digital multiplier circuit and a digital multiplier-accumulator circuit which preloads and accumulates subresults | |
ES8106383A1 (en) | Decimator apparatus for decreasing the word rate of a digital signal of the type employed in digital telephone systems | |
JPS5765948A (en) | Multifrequency signal receiver | |
JPS5763985A (en) | Processing circuit of chroma signal | |
CA2051858A1 (en) | Digital filter | |
JPS5795746A (en) | Receiver for multifrequency signal | |
JPS6447113A (en) | Digital filter | |
JPS5360539A (en) | Digital filter | |
JPS5494856A (en) | Non-circulation type filter | |
JPS56120210A (en) | Digital filter | |
JPS5516573A (en) | Cyclic variable filter | |
JPS57190424A (en) | Counter | |
JPS57152720A (en) | Digital filter with agc | |
JPS5660173A (en) | Digital signal switching circuit | |
JPS56120212A (en) | Digital filter of block floating decimal point | |
JPS54146943A (en) | Non-cyclic digital filter | |
JPS5680917A (en) | Thinning-out filter for sampled value | |
JPS54134509A (en) | Transmission unit of single side-band frequency multiple signal | |
JPS553066A (en) | Composite multiplier | |
JPS56120211A (en) | Digital equalizer | |
JPS5588448A (en) | Discrete fourier converter | |
JPS647809A (en) | Digital filter | |
JPS5685926A (en) | Digital filter | |
JPS54120571A (en) | Dpcm-pcm converter | |
JPS54126444A (en) | Phase non-linear non-cyclic filter |