JPS5759453U - - Google Patents
Info
- Publication number
- JPS5759453U JPS5759453U JP1980134737U JP13473780U JPS5759453U JP S5759453 U JPS5759453 U JP S5759453U JP 1980134737 U JP1980134737 U JP 1980134737U JP 13473780 U JP13473780 U JP 13473780U JP S5759453 U JPS5759453 U JP S5759453U
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/142—Metallic substrates having insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Die Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Manufacture Of Alloys Or Alloy Compounds (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980134737U JPS5759453U (ja) | 1980-09-24 | 1980-09-24 | |
EP81107622A EP0049791B1 (en) | 1980-09-24 | 1981-09-24 | Semiconductor device with a heat dissipating substrate |
DE8181107622T DE3170941D1 (en) | 1980-09-24 | 1981-09-24 | Semiconductor device with a heat dissipating substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980134737U JPS5759453U (ja) | 1980-09-24 | 1980-09-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5759453U true JPS5759453U (ja) | 1982-04-08 |
Family
ID=15135405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1980134737U Pending JPS5759453U (ja) | 1980-09-24 | 1980-09-24 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0049791B1 (ja) |
JP (1) | JPS5759453U (ja) |
DE (1) | DE3170941D1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62125713U (ja) * | 1986-01-30 | 1987-08-10 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3232618B2 (ja) * | 1992-02-05 | 2001-11-26 | 株式会社日立製作所 | Lsi冷却装置 |
US6542371B1 (en) * | 2000-11-02 | 2003-04-01 | Intel Corporation | High thermal conductivity heat transfer pad |
EP1403923A1 (en) * | 2002-09-27 | 2004-03-31 | Abb Research Ltd. | Press pack power semiconductor module |
DE102005046710B4 (de) * | 2005-09-29 | 2012-12-06 | Infineon Technologies Ag | Verfahren zur Herstellung einer Bauelementanordnung mit einem Träger und einem darauf montierten Halbleiterchip |
US8237259B2 (en) | 2007-06-13 | 2012-08-07 | Infineon Technologies Ag | Embedded chip package |
DE102007031490B4 (de) | 2007-07-06 | 2017-11-16 | Infineon Technologies Ag | Verfahren zur Herstellung eines Halbleitermoduls |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2218169A1 (de) * | 1972-04-14 | 1973-10-18 | Siemens Ag | Kuehlvorrichtung fuer elektronische bauelemente |
JPS5253720A (en) * | 1975-10-29 | 1977-04-30 | Hitachi Ltd | Non-orientated cu-carbon fiber compoite and its manufacturing method |
JPS603776B2 (ja) * | 1977-06-03 | 1985-01-30 | 株式会社日立製作所 | 半導体素子 |
JPS5550646A (en) * | 1978-10-06 | 1980-04-12 | Hitachi Ltd | Integrated circuit device |
-
1980
- 1980-09-24 JP JP1980134737U patent/JPS5759453U/ja active Pending
-
1981
- 1981-09-24 DE DE8181107622T patent/DE3170941D1/de not_active Expired
- 1981-09-24 EP EP81107622A patent/EP0049791B1/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62125713U (ja) * | 1986-01-30 | 1987-08-10 |
Also Published As
Publication number | Publication date |
---|---|
EP0049791A3 (en) | 1982-11-10 |
EP0049791B1 (en) | 1985-06-12 |
DE3170941D1 (en) | 1985-07-18 |
EP0049791A2 (en) | 1982-04-21 |