JPS5745644A - Control system of shift operation - Google Patents
Control system of shift operationInfo
- Publication number
- JPS5745644A JPS5745644A JP55120591A JP12059180A JPS5745644A JP S5745644 A JPS5745644 A JP S5745644A JP 55120591 A JP55120591 A JP 55120591A JP 12059180 A JP12059180 A JP 12059180A JP S5745644 A JPS5745644 A JP S5745644A
- Authority
- JP
- Japan
- Prior art keywords
- shift
- register
- bit
- content
- shift amount
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To make high in check speed, by setting right or left data by shift amount, setting them left or right and checking if the shift-out data is zero. CONSTITUTION:A shift amount is set to a shift control 38, the content of an A register 31 is shifted right by the shift amount and returned to a B register 32. Next, the content of the B register 32 is stored in a designated part, the content of the A register 31 is shifted left by the shift amount and stored in the B register 32 to check if the content of the B register 32 is zero. In case of a shifter bit 23 with shift right 24-bit for the shift amount, when an AND gate 36a is smaller than a bit 23, the shift right signal 1 is inputted to indicate the shift right, and when an AND gate 36b is greater than a bit 24, a shift left signal is inputted to indicate shift left, allowing to transmit the shift right to an output bus 37, when a shifter bit 23 is inputted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55120591A JPS5745644A (en) | 1980-09-02 | 1980-09-02 | Control system of shift operation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55120591A JPS5745644A (en) | 1980-09-02 | 1980-09-02 | Control system of shift operation |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5745644A true JPS5745644A (en) | 1982-03-15 |
Family
ID=14790049
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55120591A Pending JPS5745644A (en) | 1980-09-02 | 1980-09-02 | Control system of shift operation |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5745644A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5144051A (en) * | 1974-08-19 | 1976-04-15 | Kyoraku Sangyo Kk | DENKITEKISEIGYONYORU PACHINKOKINO BOHANSOCHI |
JPS5350629A (en) * | 1976-10-18 | 1978-05-09 | Burroughs Corp | High speed shift network |
JPS5533102A (en) * | 1978-04-11 | 1980-03-08 | Konishiroku Photo Ind Co Ltd | Silver halide color photographic material |
-
1980
- 1980-09-02 JP JP55120591A patent/JPS5745644A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5144051A (en) * | 1974-08-19 | 1976-04-15 | Kyoraku Sangyo Kk | DENKITEKISEIGYONYORU PACHINKOKINO BOHANSOCHI |
JPS5350629A (en) * | 1976-10-18 | 1978-05-09 | Burroughs Corp | High speed shift network |
JPS5533102A (en) * | 1978-04-11 | 1980-03-08 | Konishiroku Photo Ind Co Ltd | Silver halide color photographic material |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55141823A (en) | Data read-out circuit | |
JPS6470824A (en) | Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device | |
JPS5745644A (en) | Control system of shift operation | |
JPS5694596A (en) | Memory control system | |
JPS5255315A (en) | Data transmission control unit | |
JPS5413236A (en) | Bus control system | |
GB1528954A (en) | Digital attenuator | |
JPS5627457A (en) | Parity prediction system of shifter | |
JPS57125427A (en) | Circuit for transmitting simultaneously command signal | |
JPS54129944A (en) | Arithmetic controller | |
JPS566022A (en) | Engine controlling system | |
JPS573126A (en) | Input and output controlling system | |
JPS57161940A (en) | Central processing device | |
JPS57100536A (en) | Data buffer device | |
JPS575142A (en) | Data processor with interface function | |
JPS5743240A (en) | Operating system with shift | |
JPS57137939A (en) | Parallel counting and sorting method and its circuit | |
JPS57127996A (en) | Check input data set circuit for shift register constituted logical circuit function testing device | |
JPS5530772A (en) | Division processing unit | |
JPS5686545A (en) | Data transmitter | |
JPS57162835A (en) | Racing prevention system for signal processing system | |
JPS56164440A (en) | Data train processing device | |
JPS51150203A (en) | Information transmission system | |
JPS57196350A (en) | Data processor | |
JPS57119523A (en) | Programmable logic array |