JPS57196339A - Accelerating system of input and output instruction - Google Patents
Accelerating system of input and output instructionInfo
- Publication number
- JPS57196339A JPS57196339A JP8081781A JP8081781A JPS57196339A JP S57196339 A JPS57196339 A JP S57196339A JP 8081781 A JP8081781 A JP 8081781A JP 8081781 A JP8081781 A JP 8081781A JP S57196339 A JPS57196339 A JP S57196339A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- storage
- ccw
- cpu1
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To realize a high-speed operation for the input/output instruction, by writing a series of channel programs directly into a control storage through a CPU and executing continuously the channel programs through a channel. CONSTITUTION:A CPU1 stores the loaded channel command word CCW and the channel command address into a control storage 5 via an address bus 3 and a data bus 4 and simultaneously with the load operation. Then the CPU1 sets a channel command word end pointer to the storage 5 when the 1st reading command arrives or the buffer of the storage 5 is filled up. In case the corresponding channel extracts the word CCW out of the storage 5, the channel itself fetches the word CCW from a main storage device 2 for the next and subsequent words CCW after finding out a pointer. In response to the end of the storing action of the storage 5, the CPU1 makes a channel 4a start an early release input/output start instruction through the storage 5 and at the same time sets a proper condition to complete an instruction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8081781A JPS6028023B2 (en) | 1981-05-29 | 1981-05-29 | I/O instruction acceleration method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8081781A JPS6028023B2 (en) | 1981-05-29 | 1981-05-29 | I/O instruction acceleration method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57196339A true JPS57196339A (en) | 1982-12-02 |
JPS6028023B2 JPS6028023B2 (en) | 1985-07-02 |
Family
ID=13728997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8081781A Expired JPS6028023B2 (en) | 1981-05-29 | 1981-05-29 | I/O instruction acceleration method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6028023B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59121526A (en) * | 1982-12-28 | 1984-07-13 | Fujitsu Ltd | Information processing system input/output startup processing method |
JPS62260263A (en) * | 1986-05-07 | 1987-11-12 | Fujitsu Ltd | Program control method using multiprocessor |
-
1981
- 1981-05-29 JP JP8081781A patent/JPS6028023B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59121526A (en) * | 1982-12-28 | 1984-07-13 | Fujitsu Ltd | Information processing system input/output startup processing method |
JPS62260263A (en) * | 1986-05-07 | 1987-11-12 | Fujitsu Ltd | Program control method using multiprocessor |
Also Published As
Publication number | Publication date |
---|---|
JPS6028023B2 (en) | 1985-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1354377A (en) | Digital processor having automatic conflict-resolving logic | |
JPS57196339A (en) | Accelerating system of input and output instruction | |
JPS5790762A (en) | Instruction control system | |
JPS55119747A (en) | Microprogram control unit | |
JPS57103549A (en) | Computer system | |
JPS5785148A (en) | Instruction sequence control device | |
JPS5533282A (en) | Buffer control system | |
JPS5543685A (en) | High-speed writing system | |
JPS57191758A (en) | System for storing test program in main storage | |
JPS575157A (en) | Extension system for branch address of microinstruction | |
JPS5621215A (en) | Loading system | |
JPS6429935A (en) | Program execution control system | |
JPS5464435A (en) | Information shunting processing system in channel unit | |
JPS5457926A (en) | Dynamic buffer memory control system | |
JPS54154235A (en) | Data process system containing peripheral unit adaptor | |
JPS56162151A (en) | Information processing device | |
JPS6481048A (en) | History information storage device | |
JPS5473532A (en) | Process input/output unit | |
JPS56137447A (en) | Information processor | |
JPS57182251A (en) | Microprogram controlling system | |
JPS5786952A (en) | Microprogram control information processor | |
JPS6423341A (en) | Control system for program translation | |
JPS54133854A (en) | Pre-fetch buffer control system for channel command word | |
JPS55153028A (en) | Data channel unit | |
JPS57111747A (en) | Search sequence control system |