JPS57130136A - Multiprocessor system - Google Patents
Multiprocessor systemInfo
- Publication number
- JPS57130136A JPS57130136A JP1549581A JP1549581A JPS57130136A JP S57130136 A JPS57130136 A JP S57130136A JP 1549581 A JP1549581 A JP 1549581A JP 1549581 A JP1549581 A JP 1549581A JP S57130136 A JPS57130136 A JP S57130136A
- Authority
- JP
- Japan
- Prior art keywords
- receiving
- bus
- processor
- control part
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To obtain easily a small-scale multiprocessor system corresponding to the number of processors, by constituting a system with bus system controllers and processor communication channels and giving a hierarchinal structure to system busses and performing interprocessing communication through a lower bus independently. CONSTITUTION:The command from a processor PRC starts the control part in a processor communication channel PCC, and the processing in the transmission/receiving mode is performed in a control information processing part. For example, in the transmission mode, data received preliminarily in a transfer data processing part is transmitted. When a transfer request is transferred to a bus controller BC, the control part in the device BC is started to prepare for receiving of control information. After receiving information, communication contents are discriminated. When receiving the transfer request, a bus master controller BMC selects only one request as prescribed to start the control part in the device BMC. If an abnormality occurs, it is reported to the pertinent processor PRC.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1549581A JPS57130136A (en) | 1981-02-04 | 1981-02-04 | Multiprocessor system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1549581A JPS57130136A (en) | 1981-02-04 | 1981-02-04 | Multiprocessor system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57130136A true JPS57130136A (en) | 1982-08-12 |
Family
ID=11890386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1549581A Pending JPS57130136A (en) | 1981-02-04 | 1981-02-04 | Multiprocessor system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57130136A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59108162A (en) * | 1982-12-14 | 1984-06-22 | Matsushita Electric Ind Co Ltd | Device for controlling hierarchical of multiprocessor |
JPH09198355A (en) * | 1997-03-07 | 1997-07-31 | Hitachi Ltd | Processor system |
US5968150A (en) * | 1986-03-12 | 1999-10-19 | Hitachi, Ltd. | Processor element having a plurality of CPUs for use in a multiple processor system |
-
1981
- 1981-02-04 JP JP1549581A patent/JPS57130136A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59108162A (en) * | 1982-12-14 | 1984-06-22 | Matsushita Electric Ind Co Ltd | Device for controlling hierarchical of multiprocessor |
US5968150A (en) * | 1986-03-12 | 1999-10-19 | Hitachi, Ltd. | Processor element having a plurality of CPUs for use in a multiple processor system |
JPH09198355A (en) * | 1997-03-07 | 1997-07-31 | Hitachi Ltd | Processor system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5228127A (en) | Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors | |
CA1319438C (en) | An initial program load control system in a multiprocessor system | |
GB2108298A (en) | Data processing system | |
AU585076B2 (en) | Interrupt handling in a multiprocessor computing system | |
JPS57176456A (en) | Data processing system | |
EP0352080A3 (en) | Method and apparatus for optimizing inter-processor instruction transfers | |
JPS5654535A (en) | Bus control system | |
JPS5636709A (en) | Numerical control system | |
JPS57130136A (en) | Multiprocessor system | |
JPS5680722A (en) | Interprocessor control system | |
EP0318270B1 (en) | A multiprocessor system and corresponding method | |
JPS56164650A (en) | Input and output control system for data transmission | |
JPS56135266A (en) | Data processing system | |
JPS5697121A (en) | Bus control system | |
JPS6428735A (en) | Interruption control system | |
JPS5481741A (en) | Data processing system | |
JPS56149630A (en) | Conflict processing system | |
JPS576958A (en) | Subsystem increase process system for on-line data process system | |
JPS5717020A (en) | Numerical controller incorporating checking function | |
IT1137933B (en) | Arbitration controller for telephone exchange processor system | |
JPS5748150A (en) | Common memory control system | |
JPS5539978A (en) | Transmission control device | |
JPS56108159A (en) | Access control system | |
JPS5642830A (en) | Priority interruption control system for data processor | |
JPS5461431A (en) | System diagnosis processing system |