JPS57129528A - Digital-to-analog converter - Google Patents
Digital-to-analog converterInfo
- Publication number
- JPS57129528A JPS57129528A JP1598881A JP1598881A JPS57129528A JP S57129528 A JPS57129528 A JP S57129528A JP 1598881 A JP1598881 A JP 1598881A JP 1598881 A JP1598881 A JP 1598881A JP S57129528 A JPS57129528 A JP S57129528A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- pulse
- capacitor
- delivered
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
PURPOSE:To shorten the time required for conversion, by converting a digital signal into a width modulated pulse and then converting the pulse into the analog voltage through the integrating and sample holding actions, respectively. CONSTITUTION:The width modulated pulse voltage (a) delivered to a signal line 111 drives a constant current circuit 500 and then charges a capacitor 600 with a certain current. Thus the voltage of the capacitor 600 rises up linearly as shown by (d). The value of the voltage E of the capacitor 600 is proportional to the pulse duration of the voltage (a) at the termination t1 of the pulse shown by (a). A sampling pulse (b) is delivered to a signal line 113 at a proper time point t2 after the termination t1, and the value of the voltage E is sampled and held at a sample holding circuit 900. The output voltage of the circuit 900 is shown by (e), and a reset pulse (c) is delivered to a signal line 112 at a proper time point t3 after the end of the sample holding action. Thus the capacitor 600 is discharged to be reset to a state under which the next width modulated pulse can be processed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1598881A JPS57129528A (en) | 1981-02-04 | 1981-02-04 | Digital-to-analog converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1598881A JPS57129528A (en) | 1981-02-04 | 1981-02-04 | Digital-to-analog converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57129528A true JPS57129528A (en) | 1982-08-11 |
Family
ID=11904036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1598881A Pending JPS57129528A (en) | 1981-02-04 | 1981-02-04 | Digital-to-analog converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57129528A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6065546U (en) * | 1983-10-12 | 1985-05-09 | 東急建設株式会社 | Intake/exhaust louver opening/closing device |
JPS6310631U (en) * | 1986-07-08 | 1988-01-23 | ||
JPH01245622A (en) * | 1988-03-26 | 1989-09-29 | Horiba Ltd | D/a conversion method |
-
1981
- 1981-02-04 JP JP1598881A patent/JPS57129528A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6065546U (en) * | 1983-10-12 | 1985-05-09 | 東急建設株式会社 | Intake/exhaust louver opening/closing device |
JPS6310631U (en) * | 1986-07-08 | 1988-01-23 | ||
JPH01245622A (en) * | 1988-03-26 | 1989-09-29 | Horiba Ltd | D/a conversion method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6468022A (en) | Differential analog/digital converter and method of analog/digital conversion | |
JPS57129528A (en) | Digital-to-analog converter | |
JPS55145430A (en) | A/d converter | |
JPS56132023A (en) | Pcm and pwm converter | |
JPS5613598A (en) | Sample holding circuit | |
JPS52156541A (en) | A-d converter | |
JPS5523606A (en) | Analog digital converter | |
JPS5625825A (en) | Analog-digital conversion circuit | |
JPS54138362A (en) | Analog-digital conversion unit | |
JPS56168429A (en) | Analog-to-digital converter | |
SU577674A1 (en) | Direct voltage-to-frequency converter | |
JPS53137659A (en) | A/d conversion system | |
JPS5772425A (en) | Analogue-digital converter | |
JPS5680775A (en) | Integrator | |
JPS55132125A (en) | Digital-to-analog converter | |
JPS5417658A (en) | Analog-to-digital converter of integration type | |
GB1526137A (en) | Arrangement for coding with compression the absolute value of an analogue signal | |
JPS54160157A (en) | Analog-digital converter | |
SU1285599A1 (en) | Voltage-to-time interval converter | |
JPS6444530A (en) | Digital integrating device | |
JPS57160220A (en) | Analog to digital converter | |
JPS544058A (en) | Analog to digital converter of integration type | |
JPS6429024A (en) | Digital peak detector | |
JPS5431265A (en) | Analog-digital converter | |
Huntington | Modified Dual-Slope Analog to Digital Converter |