[go: up one dir, main page]

JPS57123731A - Correction system of digital-to-analog converter - Google Patents

Correction system of digital-to-analog converter

Info

Publication number
JPS57123731A
JPS57123731A JP880481A JP880481A JPS57123731A JP S57123731 A JPS57123731 A JP S57123731A JP 880481 A JP880481 A JP 880481A JP 880481 A JP880481 A JP 880481A JP S57123731 A JPS57123731 A JP S57123731A
Authority
JP
Japan
Prior art keywords
converter
input
value
correcting
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP880481A
Other languages
Japanese (ja)
Inventor
Akinori Shibayama
Nobuo Sato
Kiichi Takamoto
Yasuo Kato
Masahide Okumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Hitachi Ltd
Priority to JP880481A priority Critical patent/JPS57123731A/en
Publication of JPS57123731A publication Critical patent/JPS57123731A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10—Calibration or testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To improve linearity precision while correcting an error due to the output-value variation of a reference power source, by measuring and calculating the input and output relation of a DA converter and by setting a corrected value for the DA converter on the basis of the input and output relation. CONSTITUTION:A control circuit 6 sets a correcting operation state, and pattern data consisting of 2<4> bits obtained by changing the order of the high-order four bits of input digital data 7 is generated and inputted to a DA converter 1; and the obtained output analog value E0 is converted by a high-precision AD converter 3 into a digital value 10, and the input and output relation of the DA converter 1 is calculated by an arithmetic circuit 4 on the basis of the bit data 9 of the input digital data 7 to further calculate the difference. Then, 2<4> corrected values are stored in a storage circuit 5. When the control circuit 6 inputs the digital data 7 to the DA converter 1 for DA converting operation, the corrected values are read out of the storange circuit 5 and the correction of the correcting DA converter 1 is performed.
JP880481A 1981-01-23 1981-01-23 Correction system of digital-to-analog converter Pending JPS57123731A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP880481A JPS57123731A (en) 1981-01-23 1981-01-23 Correction system of digital-to-analog converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP880481A JPS57123731A (en) 1981-01-23 1981-01-23 Correction system of digital-to-analog converter

Publications (1)

Publication Number Publication Date
JPS57123731A true JPS57123731A (en) 1982-08-02

Family

ID=11703027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP880481A Pending JPS57123731A (en) 1981-01-23 1981-01-23 Correction system of digital-to-analog converter

Country Status (1)

Country Link
JP (1) JPS57123731A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180119A (en) * 1988-01-12 1989-07-18 Yokogawa Electric Corp D/a converter
JPH01307801A (en) * 1988-06-07 1989-12-12 Chino Corp Measuring instrument having automatic adjusting function
JP2013021599A (en) * 2011-07-13 2013-01-31 Renesas Electronics Corp Data processing system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180119A (en) * 1988-01-12 1989-07-18 Yokogawa Electric Corp D/a converter
JPH01307801A (en) * 1988-06-07 1989-12-12 Chino Corp Measuring instrument having automatic adjusting function
JP2013021599A (en) * 2011-07-13 2013-01-31 Renesas Electronics Corp Data processing system

Similar Documents

Publication Publication Date Title
US4903023A (en) Subranging analog-to-digital converter with digital error correction
US4896155A (en) Method and apparatus for self-calibration of subranging A/D converter
JPS6457824A (en) Serial/parallel ad converter
JPS57125517A (en) Da conversion circuit
JPS6360569B2 (en)
EP0280321A3 (en) Digital-to-analog converter circuit
JPS57123731A (en) Correction system of digital-to-analog converter
EP0257878A3 (en) D/a converter
DE3685772D1 (en) DIGITAL / ANALOG CONVERTER.
JPS56164628A (en) Parallel feedback type analog-to-digital converter
JPS5672527A (en) Parallel analog-to-digital converter
JPS5545249A (en) Differential non-linearity correction system of analogue digital converter
JPS57180230A (en) Analog-to-digital conversion circuit
JPS5913418A (en) Signal processor
JPS57125518A (en) D-a converter
JPS5753144A (en) Digital-analogue converter
JPS55138924A (en) Analog-to-digital converting device
SU1049929A1 (en) Function generator
SU739559A1 (en) Stepwise-linear extrapolator
JPS54152953A (en) Digital-to-analog converter circuit
SU603134A1 (en) Arrangement for conversion of decimal code into analogue signal
JPH09289450A (en) Digital to analog converter
JPS53116172A (en) A/d converting system
SU636794A1 (en) Multichannel digital-analogue converter
FR2449367A1 (en) A=D signal converter - has weighted outputs of several low resolution converters summed to provide high resolution output