JPS57109434A - Automatic equalizer - Google Patents
Automatic equalizerInfo
- Publication number
- JPS57109434A JPS57109434A JP18394880A JP18394880A JPS57109434A JP S57109434 A JPS57109434 A JP S57109434A JP 18394880 A JP18394880 A JP 18394880A JP 18394880 A JP18394880 A JP 18394880A JP S57109434 A JPS57109434 A JP S57109434A
- Authority
- JP
- Japan
- Prior art keywords
- output
- discriminator
- selector
- value
- divergence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To operate efficiently lines and equipments and to process data rapidly, by correcting contents of a compensation register 9 normally by the outout value of the first discriminator, and compensating them at a divergence time by the output value of the second discriminator. CONSTITUTION:A detector 18 to detect the divergence state of the first discriminator 6 and the second discriminator 17 is connected to the output terminal of an output adder 5. By the output signal of the detector 18, a selector 19 selects and outputs output values of the first and the second discriminators alternatively and gives them to respective adders of a compensation adder group 4. Then, when the number of clear pulses which are given from a timer 34 at every constant time exceeds a constant value, the selector 19 discriminates that the automatic equalizer is in the divergence state, and the selector 19 selects the output of the second discriminator 17. After that, the output of a counter 33 becomes ''0'' in the synchronizing state, and the normal automatic equalizing operation is performed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18394880A JPS57109434A (en) | 1980-12-26 | 1980-12-26 | Automatic equalizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18394880A JPS57109434A (en) | 1980-12-26 | 1980-12-26 | Automatic equalizer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57109434A true JPS57109434A (en) | 1982-07-07 |
Family
ID=16144610
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18394880A Pending JPS57109434A (en) | 1980-12-26 | 1980-12-26 | Automatic equalizer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57109434A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0098588A2 (en) * | 1982-07-08 | 1984-01-18 | Siemens Aktiengesellschaft | Adaptive equalizer for the equalization of multilevel signals |
JPS6239923A (en) * | 1985-08-15 | 1987-02-20 | Nec Corp | Demodulation system |
JPS6239922A (en) * | 1985-08-15 | 1987-02-20 | Nec Corp | Digital demodulation system |
JPS6462033A (en) * | 1987-09-02 | 1989-03-08 | Canon Kk | Automatic equalizer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55700A (en) * | 1978-06-13 | 1980-01-07 | Ibm | Device for training adaptive equalizer |
-
1980
- 1980-12-26 JP JP18394880A patent/JPS57109434A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55700A (en) * | 1978-06-13 | 1980-01-07 | Ibm | Device for training adaptive equalizer |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0098588A2 (en) * | 1982-07-08 | 1984-01-18 | Siemens Aktiengesellschaft | Adaptive equalizer for the equalization of multilevel signals |
JPS6239923A (en) * | 1985-08-15 | 1987-02-20 | Nec Corp | Demodulation system |
JPS6239922A (en) * | 1985-08-15 | 1987-02-20 | Nec Corp | Digital demodulation system |
JPS6462033A (en) * | 1987-09-02 | 1989-03-08 | Canon Kk | Automatic equalizer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3144515A (en) | Synchronization system in timedivision code transmission | |
US5179592A (en) | Data scrambler and descrambler capable of preventing continuous bit zeros or ones | |
US3783383A (en) | Low disparity bipolar pcm system | |
JPS57109434A (en) | Automatic equalizer | |
JPS5792948A (en) | Loop data transmission system | |
GB1261447A (en) | Multiplex transmission system | |
CA1133993A (en) | Circuit for detecting the phase of sampling impulses, particularly for use in the receiving station of a data transmission system | |
US5461661A (en) | Line disconnection detection circuit for echo-cancelling transceivers | |
GB1134058A (en) | Correction of distortion in transversal equalizers | |
JPS5643854A (en) | Control system of received carrier detecting circuit | |
JPS62245833A (en) | Protecting stage number switching circuit | |
SU964988A1 (en) | Active harmonic corrector | |
JPS57106251A (en) | Monitor system | |
JP2655437B2 (en) | Packet receiver | |
JPS5617532A (en) | Automatic equalizer | |
SU651491A1 (en) | Converter of binary signal into balanced five-level signal | |
GB1412747A (en) | Method and apparatus for use in a data transmission system | |
SU1073895A2 (en) | Clock period synchronization device | |
SU1059692A2 (en) | Averaging device | |
SU454704A1 (en) | Device for determining the frequency of stuffing of secondary digital communication systems with ICM-g | |
SU511709A2 (en) | Combined line of communication | |
JPS56107614A (en) | Automatic equalizer | |
SU1585903A1 (en) | Method of space-diversity reception of telegraph signals | |
JPS562762A (en) | Start-stop synchronous communication system | |
JPS6423636A (en) | Signal protecting circuit |