[go: up one dir, main page]

JPS5696847A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5696847A
JPS5696847A JP6375480A JP6375480A JPS5696847A JP S5696847 A JPS5696847 A JP S5696847A JP 6375480 A JP6375480 A JP 6375480A JP 6375480 A JP6375480 A JP 6375480A JP S5696847 A JPS5696847 A JP S5696847A
Authority
JP
Japan
Prior art keywords
width
pellet
lead
transistor
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6375480A
Other languages
Japanese (ja)
Inventor
Akinori Numata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP6375480A priority Critical patent/JPS5696847A/en
Publication of JPS5696847A publication Critical patent/JPS5696847A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To obtain a frame capable of being commonly used for a base-centered transistor and a collector-centered transistor by dividing the width of a mounting part formed at a lead frame into necessary widths for a pellet part, a bonding part and a lead terminal part and connecting them together. CONSTITUTION:The lead frame 1' is formed of wind width parts A1, B1, C1 and lead terminals A3, B2, C2 extended therefrom, and the terminals are connected with tie plates to be separated later. In this configuration the part A2 connected to the part A1 and the lead terminal A3 are formed in L shape, the width of the part A1 is formed to be sufficiently mounted with the pellet in width, and the width if the part A2 is formed to be sufficiently mounted with the bonding pad in width. Thereafter the part A1 or B1 is selected in response to the type of the transistor, the pellet is mounted thereon, and the part 4' containing the pellet is molded with resin while exposing the lead terminals.
JP6375480A 1980-05-14 1980-05-14 Semiconductor device Pending JPS5696847A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6375480A JPS5696847A (en) 1980-05-14 1980-05-14 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6375480A JPS5696847A (en) 1980-05-14 1980-05-14 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5696847A true JPS5696847A (en) 1981-08-05

Family

ID=13238493

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6375480A Pending JPS5696847A (en) 1980-05-14 1980-05-14 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5696847A (en)

Similar Documents

Publication Publication Date Title
JPS5662351A (en) Semiconductor device for memory
JPS5521128A (en) Lead frame used for semiconductor device and its assembling
IE832368L (en) A plastics moulded semiconductor device
JPS57147260A (en) Manufacture of resin-sealed semiconductor device and lead frame used therefor
JPS55163868A (en) Lead frame and semiconductor device using the same
JPS5559749A (en) Lead frame
JPS5696847A (en) Semiconductor device
JPS54124677A (en) Semiconductor device
JPS51138179A (en) Semi-conductor device
JPS56158462A (en) Lead frame for single inline semiconductor device
JPS5788752A (en) Lead frame and semiconductor device prepared by using the same
JPS55127032A (en) Plastic molded type semiconductor device
JPS57114263A (en) Semiconductor device
JPS5649547A (en) Manufacture of semiconductor device
JPS54119877A (en) Semiconductor device
JPS57154863A (en) Manufacture of resin sealing type electronic parts
JPS55107252A (en) Manufacture of semiconductor device
JPS56122154A (en) Semiconductor device
JPS54152867A (en) Lead frame
JPS554984A (en) Resin-sealing metal mold for semiconductor device
JPS55163867A (en) Lead frame for semiconductor device
JPS55154757A (en) Smiconductor device and manufacture of the same
JPS5662350A (en) Semiconductor device for memory
JPS5723254A (en) Semiconductor device
JPS57202745A (en) Manufacture of semiconductor device