JPS5674899A - Memory information protecting circuit - Google Patents
Memory information protecting circuitInfo
- Publication number
- JPS5674899A JPS5674899A JP15092579A JP15092579A JPS5674899A JP S5674899 A JPS5674899 A JP S5674899A JP 15092579 A JP15092579 A JP 15092579A JP 15092579 A JP15092579 A JP 15092579A JP S5674899 A JPS5674899 A JP S5674899A
- Authority
- JP
- Japan
- Prior art keywords
- flag
- data
- cell group
- famos
- eprom
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010276 construction Methods 0.000 abstract 3
- XUFQPHANEAPEMJ-UHFFFAOYSA-N famotidine Chemical compound NC(N)=NC1=NC(CSCCC(N)=NS(N)(=O)=O)=CS1 XUFQPHANEAPEMJ-UHFFFAOYSA-N 0.000 abstract 3
- 238000002347 injection Methods 0.000 abstract 1
- 239000007924 injection Substances 0.000 abstract 1
- 230000000717 retained effect Effects 0.000 abstract 1
Landscapes
- Read Only Memory (AREA)
- Storage Device Security (AREA)
Abstract
PURPOSE:To retain secrecy by utilizing the fact that the EPROM (erasable ROM) cell of FAMOS (floating gate avalanche injection MOS circuit) construction is of a ultraviolet ray erasing type, so that make reading of stored data from the outside impossible. CONSTITUTION:Flag 3 composed of an EPROM cell of FAMOS construction is installed separately from EPROM cell group 1 of FAMOS construction. When flag 3 is under erased condition, data written on FAMOS cell group 1 can be read from output line 7. Moreover, when the write signal is given to flag 3 from write line 4 and flag 3 is set under the writing condition, reading of data of EPROM cell group 1 is prohibited and the data are not transmitted to output line 7. To read out the data from the outside, flag 3 must be set to an erased condition. If an ultraviolet ray is irradiated for this purpose, all pieces of information in EPROM cell group 1 which are the original data, are erased at the same time. Thus, secrecy information stored in cell group 1 is retained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15092579A JPS5674899A (en) | 1979-11-20 | 1979-11-20 | Memory information protecting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15092579A JPS5674899A (en) | 1979-11-20 | 1979-11-20 | Memory information protecting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5674899A true JPS5674899A (en) | 1981-06-20 |
JPS6128144B2 JPS6128144B2 (en) | 1986-06-28 |
Family
ID=15507398
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15092579A Granted JPS5674899A (en) | 1979-11-20 | 1979-11-20 | Memory information protecting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5674899A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5699945U (en) * | 1979-12-27 | 1981-08-06 | ||
JPS5823398A (en) * | 1981-08-04 | 1983-02-12 | Fujitsu Ltd | Microcomputer with memory content protective |
JPS5894195A (en) * | 1981-11-30 | 1983-06-04 | Nec Home Electronics Ltd | One chip microcomputer |
JPH0455961A (en) * | 1990-06-25 | 1992-02-24 | Sigma Corp | Microcomputer |
JPH0476749A (en) * | 1990-07-19 | 1992-03-11 | Toshiba Corp | Security circuit |
JPH0520204A (en) * | 1991-07-11 | 1993-01-29 | Matsushita Electric Ind Co Ltd | Semiconductor device |
-
1979
- 1979-11-20 JP JP15092579A patent/JPS5674899A/en active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5699945U (en) * | 1979-12-27 | 1981-08-06 | ||
JPS5823398A (en) * | 1981-08-04 | 1983-02-12 | Fujitsu Ltd | Microcomputer with memory content protective |
JPS5894195A (en) * | 1981-11-30 | 1983-06-04 | Nec Home Electronics Ltd | One chip microcomputer |
JPH0455961A (en) * | 1990-06-25 | 1992-02-24 | Sigma Corp | Microcomputer |
JPH0476749A (en) * | 1990-07-19 | 1992-03-11 | Toshiba Corp | Security circuit |
JPH0520204A (en) * | 1991-07-11 | 1993-01-29 | Matsushita Electric Ind Co Ltd | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPS6128144B2 (en) | 1986-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5317535A (en) | Gate/source disturb protection for sixteen-bit flash EEPROM memory arrays | |
US4827450A (en) | Integrated circuit with memory comprising a fraud-prevention device | |
KR930020467A (en) | Nonvolatile Semiconductor Memory | |
EP0778582A3 (en) | Efficient parallel programming of data chunk in a multi-state implementation | |
ATE38912T1 (en) | CIRCUIT ARRANGEMENT WITH A MEMORY AND AN ACCESS CONTROL UNIT. | |
KR940022566A (en) | A nonvolatile semiconductor memory device having a function of causing a memory cell transistor to be in an excessive erase state and a data writing method in the device | |
KR19980064690A (en) | Semiconductor integrated circuit device, data read prohibition method of semiconductor integrated circuit device and integrated circuit type storage medium system | |
JPH0793223A (en) | Stored information protecting circuit | |
JPS5792488A (en) | Nonvolatile memory | |
KR960006048A (en) | Semiconductor Nonvolatile Memory | |
JPS5674899A (en) | Memory information protecting circuit | |
KR910008734A (en) | Nonvolatile memory | |
EP0108681A3 (en) | Bit erasable electrically erasable programmable read only memory | |
JPS57161946A (en) | Microcomputer with protecting mechanism for memory contents | |
KR960030428A (en) | Semiconductor non-volatile memory | |
US4849942A (en) | Protection device for an erasable and reprogrammable read only memory | |
EP0368310A3 (en) | Nonvolatile memory device capable of outputting correct read data at proper time | |
JPS6443897A (en) | Non-volatile semiconductor memory device capable of being erased and written electrically | |
KR930020430A (en) | Nonvolatile Semiconductor Memory | |
JPH0581999B2 (en) | ||
JPS55125597A (en) | Semiconductor memory circuit | |
JPS57176593A (en) | Integrated circuit for writing, reading and erasing memory matrix by insulating gate field-effect transistor having nonvolatile storing property | |
JPS643899A (en) | Nonvolatile semiconductor memory device | |
JPS5712498A (en) | Integrated circuit device for memory | |
JPS5792487A (en) | Nonvolatile memory |