JPS5640263A - Package for semiconductor element - Google Patents
Package for semiconductor elementInfo
- Publication number
- JPS5640263A JPS5640263A JP11647779A JP11647779A JPS5640263A JP S5640263 A JPS5640263 A JP S5640263A JP 11647779 A JP11647779 A JP 11647779A JP 11647779 A JP11647779 A JP 11647779A JP S5640263 A JPS5640263 A JP S5640263A
- Authority
- JP
- Japan
- Prior art keywords
- metallized layer
- package
- layer
- frame
- metallized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 239000002184 metal Substances 0.000 abstract 2
- 238000007789 sealing Methods 0.000 abstract 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 abstract 1
- 230000010355 oscillation Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
- H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/1616—Cavity shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Microwave Amplifiers (AREA)
Abstract
PURPOSE:To obtain a package for a high-frequency semiconductor device by connecting the metallized layer on the upper surface of an insulating frame to a metal base by using the metallized layer or bus bar on its side, and providing metallized layers both on the projecting surface and the periphery of a hermetic sealing cap having a convex cross-section. CONSTITUTION:A metallized layer or bus bar 2c connected to a portion of a metal base 1 is provided on a portion of the periphery of a frame 2 of alumina ceramic, and connected to an annular metallized layer 2a on its upper surface. In the center of a sealing cap 9 of the same insulative metarial, a convex projection is formed corresponding to a semiconductor element 3, and a metallized layer 11a is provided on the projecting surface. Moreover, an annular metallized layer 11b is provided on the surface corresponding to the metallized layer 2a of the frame 2, and connected to the layer 2. The constitution prevents oscillation and the like, and permits the reduction of the feedback capacity and the like, so that a package most suitable for a compact and high-power ultrahigh-frequency semiconductor device is obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11647779A JPS5640263A (en) | 1979-09-11 | 1979-09-11 | Package for semiconductor element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11647779A JPS5640263A (en) | 1979-09-11 | 1979-09-11 | Package for semiconductor element |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5640263A true JPS5640263A (en) | 1981-04-16 |
Family
ID=14688066
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11647779A Pending JPS5640263A (en) | 1979-09-11 | 1979-09-11 | Package for semiconductor element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5640263A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0157505A2 (en) * | 1984-03-06 | 1985-10-09 | Fujitsu Limited | High-frequency semiconductor device |
US4712127A (en) * | 1982-12-01 | 1987-12-08 | Sgs-Ates Componenti Elettronici Spa | High reliability metal and resin container for a semiconductor device |
JPH02296353A (en) * | 1989-05-11 | 1990-12-06 | Nec Corp | High frequency package |
JPH03123202A (en) * | 1989-10-06 | 1991-05-27 | Nec Corp | Field effect transistor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5046482A (en) * | 1973-08-31 | 1975-04-25 |
-
1979
- 1979-09-11 JP JP11647779A patent/JPS5640263A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5046482A (en) * | 1973-08-31 | 1975-04-25 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4712127A (en) * | 1982-12-01 | 1987-12-08 | Sgs-Ates Componenti Elettronici Spa | High reliability metal and resin container for a semiconductor device |
EP0157505A2 (en) * | 1984-03-06 | 1985-10-09 | Fujitsu Limited | High-frequency semiconductor device |
US4713634A (en) * | 1984-03-06 | 1987-12-15 | Fujitsu Limited | Semiconductor device mounted in a housing having an increased cutoff frequency |
JPH02296353A (en) * | 1989-05-11 | 1990-12-06 | Nec Corp | High frequency package |
JPH03123202A (en) * | 1989-10-06 | 1991-05-27 | Nec Corp | Field effect transistor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5640263A (en) | Package for semiconductor element | |
EP0338213A3 (en) | Semiconductor device with a metal package | |
WO1996013056A3 (en) | Hermetically sealed hybrid ceramic integrated circuit package | |
JPS6472546A (en) | Semiconductor device | |
JPS5548940A (en) | Semiconductor device | |
CA1264380C (en) | Semiconductor device package with integral earth lead and side wall | |
JPS6489546A (en) | Semiconductor device | |
JPS5412263A (en) | Semiconductor element and production of the same | |
JPS5380183A (en) | Semiconductor device | |
JPS5642357A (en) | Semiconductor device | |
JPS5240974A (en) | Package for semiconductor chips | |
JPS57160160A (en) | Semiconductor device | |
JPS5745957A (en) | Circuit substrate and manufacture thereof | |
JPS6490585A (en) | Semiconductor device | |
JPS5441083A (en) | Electrostatic induction type semiconductor device and production of the same | |
JPS52142968A (en) | Assembling method of semiconductor devices | |
JPS5612778A (en) | Impatt diode device | |
JPS5456364A (en) | Semicondutor package | |
JPH0468546U (en) | ||
JPS57211772A (en) | Semiconductor device | |
JPS55157254A (en) | Digital-to-analog converter | |
JPS5368573A (en) | Hermetic sealing method of semiconductor device | |
MY104244A (en) | Semiconductor package having an outwardly arced die cavity. | |
CA2018808A1 (en) | Power semiconductor package | |
JPH0360057A (en) | Semiconductor device |