[go: up one dir, main page]

JPS56166564A - Access system of main storage device - Google Patents

Access system of main storage device

Info

Publication number
JPS56166564A
JPS56166564A JP6859080A JP6859080A JPS56166564A JP S56166564 A JPS56166564 A JP S56166564A JP 6859080 A JP6859080 A JP 6859080A JP 6859080 A JP6859080 A JP 6859080A JP S56166564 A JPS56166564 A JP S56166564A
Authority
JP
Japan
Prior art keywords
main storage
storage device
data
read
significant bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6859080A
Other languages
Japanese (ja)
Inventor
Tetsuo Kawamata
Kazuhiko Goukon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6859080A priority Critical patent/JPS56166564A/en
Publication of JPS56166564A publication Critical patent/JPS56166564A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)

Abstract

PURPOSE:To execute a diagnosis or the like of main storage device except existing machines, by designating a main storage device to be read in, in case of reading the data from main storage device in which the same data are simultaneously written in the same address. CONSTITUTION:The written-in data are simultaneously stored in the same address designated by the address information other than the most significant bit of the storage section of both the main storage devices MM0 and MM1. On the other hand, the read out data is read, out from only the storage section in the main storage device MM0 if the most significant bit of the address information is 0 and from only the main storage device if the bit is 1. Thus, a central control device CC0 can read in data from the main storage device MM0 or MM1 by instructing the most significant bit of the address information to logical 1 or 0.
JP6859080A 1980-05-23 1980-05-23 Access system of main storage device Pending JPS56166564A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6859080A JPS56166564A (en) 1980-05-23 1980-05-23 Access system of main storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6859080A JPS56166564A (en) 1980-05-23 1980-05-23 Access system of main storage device

Publications (1)

Publication Number Publication Date
JPS56166564A true JPS56166564A (en) 1981-12-21

Family

ID=13378154

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6859080A Pending JPS56166564A (en) 1980-05-23 1980-05-23 Access system of main storage device

Country Status (1)

Country Link
JP (1) JPS56166564A (en)

Similar Documents

Publication Publication Date Title
EP0149049A3 (en) Data memory with simultaneous write and read
ES8503868A1 (en) Buffer-storage control system.
JPS5530730A (en) Data processor
JPS56166564A (en) Access system of main storage device
ES2005371A6 (en) Method and device to execute two instruction sequences in an order determined in advance.
JPS5745658A (en) Data storage system
JPS5512571A (en) Control system for memory element
JPS57153334A (en) File readout and write-in control system
JPS55166745A (en) Maintenance information holding system by controller
JPS56159747A (en) Program testing device
JPS5365629A (en) Memory system
JPS5430742A (en) Memory control system
GB1024360A (en) Data mass memory system
JPS5318930A (en) Memory unit control system
JPS53106110A (en) Magnetic memory controller
JPS5591048A (en) Tracing system for program execution state
JPS57201000A (en) Bit shift control system of sequential access memory
JPS56127257A (en) State history storage device
JPS56124199A (en) Data processing device
JPS5712469A (en) Buffer memory control system
JPS6488818A (en) Memory structure
JPS57100547A (en) Log-out control system
JPS6423488A (en) Memory
JPS57162160A (en) Storage element with clear function
JPS57208684A (en) Buffer recording device