[go: up one dir, main page]

JPS5616322A - Analog/digital converter - Google Patents

Analog/digital converter

Info

Publication number
JPS5616322A
JPS5616322A JP9206179A JP9206179A JPS5616322A JP S5616322 A JPS5616322 A JP S5616322A JP 9206179 A JP9206179 A JP 9206179A JP 9206179 A JP9206179 A JP 9206179A JP S5616322 A JPS5616322 A JP S5616322A
Authority
JP
Japan
Prior art keywords
cmosfet
power consumption
low power
units
converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9206179A
Other languages
Japanese (ja)
Inventor
Haruyasu Yamada
Toyoki Takemoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP9206179A priority Critical patent/JPS5616322A/en
Publication of JPS5616322A publication Critical patent/JPS5616322A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To attain a high accuracy, high speed and low power consumption each for the A/D converter, by constituting the front step of the comparator with the bipolar transistor and the rear step and its subsequent units with the CMOSFET each. CONSTITUTION:The units at the front step of the comparator, such as emitter followers 31 and 32 which increase the input impedance, diodes 33 and 34 for level shift, differential amplifiers 35 and 36 to read in the input differential signals, constant current transistors 42-46 and others, are constituted with bipolar transistors TR. On the other hand, the units after the rear step such as pulse amplifier 47, latch circuit 71 and NAND gate 90 are constituted by the CMOSFET. Thus the bipolar transistor suited for the high-accuracy and high-speed operation is combined to the CMOSFET suited to the low power consumption to attain a high speed, high accuracy and low power consumption for the A/D converter, in particular, the parallel-type converter.
JP9206179A 1979-07-19 1979-07-19 Analog/digital converter Pending JPS5616322A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9206179A JPS5616322A (en) 1979-07-19 1979-07-19 Analog/digital converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9206179A JPS5616322A (en) 1979-07-19 1979-07-19 Analog/digital converter

Publications (1)

Publication Number Publication Date
JPS5616322A true JPS5616322A (en) 1981-02-17

Family

ID=14043961

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9206179A Pending JPS5616322A (en) 1979-07-19 1979-07-19 Analog/digital converter

Country Status (1)

Country Link
JP (1) JPS5616322A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0215713A (en) * 1988-07-01 1990-01-19 Toshiba Corp Analog-to-digital converting circuit
US5012246A (en) * 1990-01-31 1991-04-30 International Business Machines Corporation BiCMOS analog-to-digital converter with minimized metastability
US5435681A (en) * 1992-05-19 1995-07-25 Kabushiki Kaisha Shinkawa Pusher device for plate-form articles

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0215713A (en) * 1988-07-01 1990-01-19 Toshiba Corp Analog-to-digital converting circuit
US5012246A (en) * 1990-01-31 1991-04-30 International Business Machines Corporation BiCMOS analog-to-digital converter with minimized metastability
US5435681A (en) * 1992-05-19 1995-07-25 Kabushiki Kaisha Shinkawa Pusher device for plate-form articles

Similar Documents

Publication Publication Date Title
FI894071A0 (en) FYRKVADRANTMULTIPLICERARE MED FLERE INGAONGAR.
ES380518A1 (en) Linear amplifier circuit
GB922265A (en) System for reading binary magnetic recordings on a surface of magnetic material
JPS5643885A (en) Color data converter
GB1361056A (en) Current translating circuits
JPS5616322A (en) Analog/digital converter
ES483672A1 (en) Folding circuit for an analog-to-digital converter
GB1268359A (en) Improvements in or relating to assessor circuits
JPS51132068A (en) Inversional amplification circuit
GB1302952A (en)
JPS53108736A (en) Amplifier circuit
GB1506234A (en) Complementary field effect transistor logic circuits
JPS56137717A (en) Current miller circuit
JPS5531345A (en) Level conversion circuit
GB1507525A (en) Amplifier circuits
SU886202A1 (en) Differential amplifying cascade
JPS5570133A (en) Divider circuit
JPS5466068A (en) Cml circuit
JPS54111262A (en) Complementary push-pull power amplifier
GB1100262A (en) Improvements in or relating to logic circuits
SU721797A1 (en) Comparator
SU405103A1 (en) COMPARATIVE DEVICE 5 ^. '^ -. I':. '::; -.,. /. • I H-and,: D v; ':
EP0386575A3 (en) High speed sense amplifier
SU491191A1 (en) Pulse amplifier
JPS52144954A (en) Inverter circuit