[go: up one dir, main page]

JPS55137748A - Packet transmission and receiving system - Google Patents

Packet transmission and receiving system

Info

Publication number
JPS55137748A
JPS55137748A JP4641679A JP4641679A JPS55137748A JP S55137748 A JPS55137748 A JP S55137748A JP 4641679 A JP4641679 A JP 4641679A JP 4641679 A JP4641679 A JP 4641679A JP S55137748 A JPS55137748 A JP S55137748A
Authority
JP
Japan
Prior art keywords
packet
destination
buffer
storage memory
transmitted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4641679A
Other languages
Japanese (ja)
Other versions
JPS5854701B2 (en
Inventor
Katsuhiko Haruta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP54046416A priority Critical patent/JPS5854701B2/en
Publication of JPS55137748A publication Critical patent/JPS55137748A/en
Publication of JPS5854701B2 publication Critical patent/JPS5854701B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

PURPOSE:To shorten the transmission delay time and improve the use efficiency of a main storage memory, by providing a time division switch and a buffer for packet corresponding to a traffic to transmit and receive directly packets between lines. CONSTITUTION:When arrival of a packet transmitted through incoming line LN1 is detected, the packet is input to a buffer for packet storage by the closing control of time division switch PHSW. Meanwhile, destination translating circuit KNTLR compares the destination of the packet with routing information of routing information storage memory RIDX for destination translation to decide outgoing line LN2, and contents of buffer PBF are sent to prescribed outgoing line LN2 by the control of control circuit SHWC, thus repeating the packet. Then, the packet transmitted to or from its own exchange is transmitted to or received by main storage memory MM through interface control part IFC and data channel CH.
JP54046416A 1979-04-16 1979-04-16 Packet transmission/reception method Expired JPS5854701B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54046416A JPS5854701B2 (en) 1979-04-16 1979-04-16 Packet transmission/reception method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54046416A JPS5854701B2 (en) 1979-04-16 1979-04-16 Packet transmission/reception method

Publications (2)

Publication Number Publication Date
JPS55137748A true JPS55137748A (en) 1980-10-27
JPS5854701B2 JPS5854701B2 (en) 1983-12-06

Family

ID=12746536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54046416A Expired JPS5854701B2 (en) 1979-04-16 1979-04-16 Packet transmission/reception method

Country Status (1)

Country Link
JP (1) JPS5854701B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6053017U (en) * 1983-09-21 1985-04-13 横河電機株式会社 measuring device
JPS62200443A (en) * 1986-02-28 1987-09-04 Canon Inc Electronic equipment

Also Published As

Publication number Publication date
JPS5854701B2 (en) 1983-12-06

Similar Documents

Publication Publication Date Title
ES2300386T3 (en) SYSTEM AND PROCEDURE FOR PARALLEL TRANSMISSION OF CRITICAL DATA IN REAL TIME AND NON-CRITICAL DATA IN REAL TIME THROUGH SWITCHING DATA NETWORKS, ESPECIALLY ETHERNET.
EP0372795A3 (en) Bandwidth allocation and congestion control scheme for an integrated voice and data network
AU552312B2 (en) Communication system
US4393497A (en) Loop switching system
NO951760D0 (en) Establishment of connection routes in broadband network
CA2224606A1 (en) A distributed buffering system for atm switches
AP9801211A0 (en) Distributed circuit switched radio communications network.
DE3784168D1 (en) DIGITAL PACKAGE SWITCHING NETWORKS.
JPS6180994A (en) Switching system for communication
NO992706L (en) coupling device
JPS55137748A (en) Packet transmission and receiving system
JPS5769954A (en) Loop type packet communication system
SE9804171L (en) Queue management in packet switched networks
EP1102436A4 (en) Radio communication device for radio packet communication system
USRE32516E (en) Loop switching system
US3708626A (en) Switching center for pcm-{11 time multiplex telephone network
KR100327985B1 (en) Method for controlling data transmission path using path switch
GB1316343A (en) Tdm telecommunications systems
GB1340268A (en) Tdm telecommunications exchange systems
GB1009349A (en) Telecommunication signalling
KR100459165B1 (en) Method for Managing Link Information in ATM Network, Apparatus for the same
JPS55140350A (en) Routing contrl system
US7085265B2 (en) Mapping between TDM channels and packets
JPS6116648A (en) Loop transmission system
JPS57150030A (en) Protocol converter