[go: up one dir, main page]

JPS55125747A - Frame synchronous circuit - Google Patents

Frame synchronous circuit

Info

Publication number
JPS55125747A
JPS55125747A JP3360779A JP3360779A JPS55125747A JP S55125747 A JPS55125747 A JP S55125747A JP 3360779 A JP3360779 A JP 3360779A JP 3360779 A JP3360779 A JP 3360779A JP S55125747 A JPS55125747 A JP S55125747A
Authority
JP
Japan
Prior art keywords
frame
synchronism
result
disagreement
agreement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3360779A
Other languages
Japanese (ja)
Other versions
JPS5935536B2 (en
Inventor
Masahiro Ko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP54033607A priority Critical patent/JPS5935536B2/en
Publication of JPS55125747A publication Critical patent/JPS55125747A/en
Publication of JPS5935536B2 publication Critical patent/JPS5935536B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To enable to reduce the frame synchronism return time remarkably, by adding the memory circuit in n bits storing the agreement and disagreement discrimination output of the frame synchronism pattern. CONSTITUTION:The frame synchronism circuit consists of the n-bit shift register 21, n digital counter 23, OR gate 24, and AND gates 25, 26 (range surrounded in broken lines). The result of discrimination as to the frame synchronism position at each frame pulse position, i.e., the output of the OR gate 27 is stored in the register 21, and the result of discrimination stored 21 is read out at the next frame pulse position and compared with the result of detection of the pattern detection circuit 12 and FF17 is reset with the agreement (set in case of disagreement). Further, as to the frame further before the previous frame, the result of detection of agreement and disagreement with the frame synchronism pattern is used, allowing to reduce the synchronism return time.
JP54033607A 1979-03-22 1979-03-22 Frame synchronization circuit Expired JPS5935536B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54033607A JPS5935536B2 (en) 1979-03-22 1979-03-22 Frame synchronization circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54033607A JPS5935536B2 (en) 1979-03-22 1979-03-22 Frame synchronization circuit

Publications (2)

Publication Number Publication Date
JPS55125747A true JPS55125747A (en) 1980-09-27
JPS5935536B2 JPS5935536B2 (en) 1984-08-29

Family

ID=12391145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54033607A Expired JPS5935536B2 (en) 1979-03-22 1979-03-22 Frame synchronization circuit

Country Status (1)

Country Link
JP (1) JPS5935536B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4762544A (en) * 1987-01-02 1988-08-09 Owens-Illinois Glass Container Inc. Automated control of glass container manufacture

Also Published As

Publication number Publication date
JPS5935536B2 (en) 1984-08-29

Similar Documents

Publication Publication Date Title
FR2316646A1 (en) ELECTRONIC CIRCUIT FOR EVALUATION AND TIME INDICATION
JPS55125747A (en) Frame synchronous circuit
JPS53140959A (en) Counter circuit
JPS522330A (en) Data processig unit
JPS55122166A (en) Frequency detection circuit
JPS5513585A (en) Frame synchronizing circuit
JPS5286746A (en) Pulse count readout control circuit
JPS5422136A (en) 3-input serial full adder capable of detecting digit overflow
JPS5494839A (en) Memory unit
JPS5549073A (en) Memory unit
JPS5310236A (en) Data processing unit
JPS52155927A (en) Mos random access memory
JPS546433A (en) Dma transfer circuit
SU440795A1 (en) Reversible binary counter
JPS5423573A (en) Electronic watch
JPS57131087A (en) Simultaneous counter in positron ct system
JPS54103608A (en) Time sharing message channel system
JPS54104244A (en) Picture memory unit
JPS5379329A (en) Test method of memory circuit
JPS5441617A (en) Signal storage and memory unit
JPS5613599A (en) Memory assigning circuit
JPS54122944A (en) Logic circuit
JPS54105424A (en) Coding circuit
JPS5441628A (en) Semiconductor memory unit
JPS5430737A (en) Rule display system