[go: up one dir, main page]

JPS55115351A - Ic stem - Google Patents

Ic stem

Info

Publication number
JPS55115351A
JPS55115351A JP2239679A JP2239679A JPS55115351A JP S55115351 A JPS55115351 A JP S55115351A JP 2239679 A JP2239679 A JP 2239679A JP 2239679 A JP2239679 A JP 2239679A JP S55115351 A JPS55115351 A JP S55115351A
Authority
JP
Japan
Prior art keywords
pins
insulating substrate
stem
concave
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2239679A
Other languages
Japanese (ja)
Inventor
Akira Shimohashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2239679A priority Critical patent/JPS55115351A/en
Publication of JPS55115351A publication Critical patent/JPS55115351A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE: To obtain a small-sized stem with greater mechanical intensity and high performance by laminating one insulating substrate, on which a part of conductors are formed, on the other insulating substrate, on which the remains of said conductors are provided, so that the former is projected from the latter outwards and by providing insulator between rows of the outer end pins.
CONSTITUTION: The concave 2 for installing the IC chip 3 is formed inside of the connecting conductor 4 on the insulating substrate 9 and the connecting pins 6 are provided to both outer ends of the conductor 4. The escape hole 11 for the wiring, which is greater than the concave 2, is formed in the insulating substrate 10 that is laminated on the said one 9, both the end faces of the substrate 10, in which the connecting pins 13 for the connecting conductor 12 are arranged, are projected from the substrate 9 outwards. The connection to the chip 3 is performed, the cover 15 with the concave 16 is placed on the element, the insulator 14 is put into the space between the rows of pins 6, 13 to make the element one body. In this way, a little space can be expanded in the direction of width of the IC stem for an increase of the number of pins without a change of the dimension in the lengthwise direction of the stem, a small-sized device with a sufficient mechanical intensity can be obtained.
COPYRIGHT: (C)1980,JPO&Japio
JP2239679A 1979-02-26 1979-02-26 Ic stem Pending JPS55115351A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2239679A JPS55115351A (en) 1979-02-26 1979-02-26 Ic stem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2239679A JPS55115351A (en) 1979-02-26 1979-02-26 Ic stem

Publications (1)

Publication Number Publication Date
JPS55115351A true JPS55115351A (en) 1980-09-05

Family

ID=12081491

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2239679A Pending JPS55115351A (en) 1979-02-26 1979-02-26 Ic stem

Country Status (1)

Country Link
JP (1) JPS55115351A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4618879A (en) * 1983-04-20 1986-10-21 Fujitsu Limited Semiconductor device having adjacent bonding wires extending at different angles
US4638348A (en) * 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
US5490324A (en) * 1993-09-15 1996-02-13 Lsi Logic Corporation Method of making integrated circuit package having multiple bonding tiers
US5818108A (en) * 1993-06-08 1998-10-06 Alcatel N.V. High-density, highly reliable integrated circuit assembly

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638348A (en) * 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
AT398254B (en) * 1982-08-10 1994-11-25 Dowty Electronic Components CHIP CARRIERS AND ARRANGEMENT OF SUCH CHIP CARRIERS
US4618879A (en) * 1983-04-20 1986-10-21 Fujitsu Limited Semiconductor device having adjacent bonding wires extending at different angles
US5818108A (en) * 1993-06-08 1998-10-06 Alcatel N.V. High-density, highly reliable integrated circuit assembly
US5490324A (en) * 1993-09-15 1996-02-13 Lsi Logic Corporation Method of making integrated circuit package having multiple bonding tiers

Similar Documents

Publication Publication Date Title
FR2439478B1 (en)
MY109082A (en) Pad array semiconductor device with thermal conductor and process for making the same
DE3070877D1 (en) High frequency semiconductor device on an insulating substrate
DE3277265D1 (en) Procedure for manufacturing integrated circuit devices having sub-micrometer dimension elements, and resulting structure
JPS52145772A (en) Device for electrically connecting perforated circuit substrate
DE3071587D1 (en) An electrical component comprising semiconductor chips
JPS55115351A (en) Ic stem
JPS55115339A (en) Ic stem
JPS5357971A (en) Production of semiconductor device
JPS5561041A (en) Packaging device for semiconductor integrated circuit
UST101804I4 (en) Integrated circuit layout utilizing separated active circuit and wiring regions
JPS54122804A (en) Wiring base board
JPS5335472A (en) Production of semiconductor unit
JPS5292490A (en) Photo-coupling semiconductor device
JPS5230382A (en) Semiconductor package device
JPS6428891A (en) Multi-layer printed circuit board
JPS52116073A (en) Hermetic structure in which integrated circuit element is sealed up ai rtightly
FR2535528B1 (en) INTEGRATED CIRCUIT STRUCTURE ON INSULATING SUBSTRATE WITH INSULATING FILLER AROUND SEMICONDUCTOR ISLANDS
JPS52144276A (en) Semiconductor device
JPS5319761A (en) Semiconductor device
JPS53108372A (en) Substrate for wireless bonding
JPS52119075A (en) Manufacture of semiconductor device
JPS5555549A (en) Semiconductor device
JPS5355971A (en) Engagement method and electronic device using said method
JPS5275182A (en) Semiconductor device