JPS55105896A - Memory protective system - Google Patents
Memory protective systemInfo
- Publication number
- JPS55105896A JPS55105896A JP968179A JP968179A JPS55105896A JP S55105896 A JPS55105896 A JP S55105896A JP 968179 A JP968179 A JP 968179A JP 968179 A JP968179 A JP 968179A JP S55105896 A JPS55105896 A JP S55105896A
- Authority
- JP
- Japan
- Prior art keywords
- writing
- register
- memory
- access
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Storage Device Security (AREA)
Abstract
PURPOSE: To realize the memory protection among the programs each other by providing plural units of the independent table capable of access from the CPU and then setting the attribute for the program arranged by the combination of those tables mentioned above.
CONSTITUTION: The table-type memory register is formed with write protective register WPT21, memory access register MAT22 and memory span register MST23 each. And the writing is protected at the position where WPT21 features 1 and with inhibition of the writing. But no writing protection is given when WPT21 is 0, and the writing becomes possible for this area via the program. Now in case the using state of the bus features the writing, the bit of the address bus designates register addresses 0000, 04000800...FC00. At the same time, for instance, MAT22 permits the access for the area of bit 0 and gives protection to the area of 1 each. No access is possible for the area protected although the CPU may try to read the contents of the main memory, and also the writing is impossible either.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP968179A JPS55105896A (en) | 1979-02-01 | 1979-02-01 | Memory protective system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP968179A JPS55105896A (en) | 1979-02-01 | 1979-02-01 | Memory protective system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS55105896A true JPS55105896A (en) | 1980-08-13 |
Family
ID=11726941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP968179A Pending JPS55105896A (en) | 1979-02-01 | 1979-02-01 | Memory protective system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55105896A (en) |
-
1979
- 1979-02-01 JP JP968179A patent/JPS55105896A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU540594B2 (en) | Memory protection system | |
| JPS54142950A (en) | Data transfer system | |
| JPS55105896A (en) | Memory protective system | |
| JPS563485A (en) | Buffer memory device | |
| JPS5644178A (en) | Buffer memory control system | |
| JPS54114051A (en) | Memory protecting system | |
| JPS5487024A (en) | Data processor | |
| JPS55113182A (en) | Virtual computer system with tlb | |
| JPS5563454A (en) | Memory system | |
| JPS55116155A (en) | Memory protective system | |
| JPS5513439A (en) | Protecting system for input/output device | |
| JPS5436151A (en) | Test unit for micro computer system | |
| JPS5621261A (en) | Processing system for memory unit read/write | |
| JPS54161859A (en) | Program indexing system | |
| JPS5436144A (en) | Address conversion unit | |
| JPS5494840A (en) | Information processor | |
| JPS5622279A (en) | Buffer managing system | |
| JPS5687153A (en) | Controller for auxiliary memory | |
| JPS55135385A (en) | Data processing system | |
| JPS5282034A (en) | Data processing unit | |
| JPS54109336A (en) | Memory-sharing access system | |
| JPS5616984A (en) | Paging processing system | |
| JPS57209520A (en) | Loading system for memory | |
| JPS55134458A (en) | Memory access system of multiprocessor system | |
| JPS5613578A (en) | Data processing system employing virtual memory system |