JPS54149868A - Method of producing hybrid integrated circuit - Google Patents
Method of producing hybrid integrated circuitInfo
- Publication number
- JPS54149868A JPS54149868A JP5912478A JP5912478A JPS54149868A JP S54149868 A JPS54149868 A JP S54149868A JP 5912478 A JP5912478 A JP 5912478A JP 5912478 A JP5912478 A JP 5912478A JP S54149868 A JPS54149868 A JP S54149868A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- hybrid integrated
- producing hybrid
- producing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5912478A JPS54149868A (en) | 1978-05-17 | 1978-05-17 | Method of producing hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5912478A JPS54149868A (en) | 1978-05-17 | 1978-05-17 | Method of producing hybrid integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54149868A true JPS54149868A (en) | 1979-11-24 |
Family
ID=13104235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5912478A Pending JPS54149868A (en) | 1978-05-17 | 1978-05-17 | Method of producing hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54149868A (en) |
-
1978
- 1978-05-17 JP JP5912478A patent/JPS54149868A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2962889D1 (en) | Method of producing an integrated hybrid circuit | |
JPS57122592A (en) | Method of producing hybrid integrated circuit | |
GB2106713B (en) | Method of making an integrated circuit | |
GB2027993B (en) | Method of fabricating an integrated circuit | |
JPS5743488A (en) | Method of producing hybrid integrated circuit | |
JPS5676594A (en) | Method of fabricating hybrid integrated circuit | |
JPS5316866A (en) | Method of producing hybrid integrated circuit | |
JPS54143871A (en) | Method of producing hybrid ic circuit | |
JPS54152161A (en) | Method of producing hybrid integrated circuit | |
JPS5683091A (en) | Method of manufacturing hybrid integrated circuit | |
JPS57139995A (en) | Method of producing hybrid integrated circuit | |
JPS54124258A (en) | Method of producing thick film hybrid integrated circuit | |
JPS54104573A (en) | Method of producing hybrid integrated circuit | |
JPS55118694A (en) | Method of fabricating hybrid integrated circuit | |
JPS55140293A (en) | Method of fabricating hybrid integrated circuit | |
JPS5756994A (en) | Method of producing hybrid integrated circuit device | |
JPS52100172A (en) | Method of producing hybrid integrated circuit | |
JPS5715486A (en) | Method of producing hybrid integrated circuit | |
JPS5723297A (en) | Method of producing hybrid integrated circuit | |
JPS54164253A (en) | Method of producing hybrid integrated circuit | |
JPS54149868A (en) | Method of producing hybrid integrated circuit | |
JPS5419175A (en) | Method of making hybrid integrated circuit | |
JPS54140167A (en) | Method of producing integrated circuit device | |
JPS5688398A (en) | Method of manufacturing hybrid integrated circuit | |
JPS54129362A (en) | Method of producing circuit device |