JPS54105444A - Double-error correction circuit - Google Patents
Double-error correction circuitInfo
- Publication number
- JPS54105444A JPS54105444A JP1258878A JP1258878A JPS54105444A JP S54105444 A JPS54105444 A JP S54105444A JP 1258878 A JP1258878 A JP 1258878A JP 1258878 A JP1258878 A JP 1258878A JP S54105444 A JPS54105444 A JP S54105444A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- double
- error correction
- bits
- constitution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002131 composite material Substances 0.000 abstract 1
- 208000011580 syndromic disease Diseases 0.000 abstract 1
Landscapes
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Abstract
PURPOSE: To make it possible to correct any two errors and less by obtaining a correction code of a little redundancey, by adding the 3m+1-number check bits to the m2+(3/2)(m-1)-number data bits with (m) taken as an odd number more than three.
CONSTITUTION: The double-error correction circuit consists of coding circuit 1 which adds the 3m+1-number check bits CB to m2+(3/2)(m-1) data bits DB with (m) taken as any odd number more than three, memory 2 stored with DB and CB, and composite circuit 3 equipped with circuit 20 generating syndrome bits from DB and CB and majority-decision circuit 21 correcting two random errors or more occurring in DB and CB by decoding the output of circuit 20 through majority decision logic. Then, error data are corrected by circuit 3 and then supplied to the arithmetic circuit again. In this constitution, when (m) is five, the double-error correction code can be obtained which is obtained by adding 16 (=3m+1) CBs to 31 [=m2+(3/2)(m-1)] DBs.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53012588A JPS6041771B2 (en) | 1978-02-07 | 1978-02-07 | double error correction circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53012588A JPS6041771B2 (en) | 1978-02-07 | 1978-02-07 | double error correction circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54105444A true JPS54105444A (en) | 1979-08-18 |
JPS6041771B2 JPS6041771B2 (en) | 1985-09-18 |
Family
ID=11809506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53012588A Expired JPS6041771B2 (en) | 1978-02-07 | 1978-02-07 | double error correction circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6041771B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57185752A (en) * | 1981-05-11 | 1982-11-16 | Kokusai Denshin Denwa Co Ltd <Kdd> | Reproduction relay system |
-
1978
- 1978-02-07 JP JP53012588A patent/JPS6041771B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57185752A (en) * | 1981-05-11 | 1982-11-16 | Kokusai Denshin Denwa Co Ltd <Kdd> | Reproduction relay system |
Also Published As
Publication number | Publication date |
---|---|
JPS6041771B2 (en) | 1985-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4397022A (en) | Weighted erasure codec for the (24, 12) extended Golay code | |
CA2037027A1 (en) | Forward error correction code system | |
DE3382661D1 (en) | CORRECTION OF ERROR BUNCHES IN DATA GROUPS. | |
CA2013158A1 (en) | Error correction method and apparatus | |
GB1440106A (en) | Data handling apparatus | |
AU6262180A (en) | Error correcting convolutional code | |
EP0290349A3 (en) | Method and apparatus for encoding using a Reed-Solomon error correction code | |
JPS55131860A (en) | Error correction unit | |
GB1500232A (en) | Digital data signal transmission arrangements | |
JPS5724143A (en) | Error correcting method | |
EP0138078A3 (en) | Decoder of cyclic perfect binary code | |
JPS5710561A (en) | Error correcting method | |
US5623504A (en) | Methods and apparatus for encoding and/or decoding digital data elements with different degrees of error protection in accordance with a quasi-product code | |
JPS54105444A (en) | Double-error correction circuit | |
EP0527025A3 (en) | Circuit and method of error detection and correction in data words with checkbits | |
KR20050094764A (en) | Channel encoding apparatus and method | |
JPS5644947A (en) | Code error control system | |
KR0162605B1 (en) | Common circuit of rs decode syndrome generator for digital vcr system | |
JPS5457848A (en) | Detecting correction system for block error | |
JPS5636748A (en) | Error correcting circuit | |
JPS58218255A (en) | Code error detection and correction system | |
JPS5413242A (en) | Generation circuit for circulation code | |
Patel et al. | An adaptive error correction scheme for computer memory system | |
JPS522355A (en) | Code error detercting system | |
JPS54162933A (en) | Memory unit |