JPS5395533A - Buffer circuit - Google Patents
Buffer circuitInfo
- Publication number
- JPS5395533A JPS5395533A JP964577A JP964577A JPS5395533A JP S5395533 A JPS5395533 A JP S5395533A JP 964577 A JP964577 A JP 964577A JP 964577 A JP964577 A JP 964577A JP S5395533 A JPS5395533 A JP S5395533A
- Authority
- JP
- Japan
- Prior art keywords
- buffer circuit
- fater
- shortening
- freedom
- decrease
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To make higher the freedom in system design and to decrease the current consumption fater input level changeover, by shortening the address hold time in the buffer circuit having the sense function.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP964577A JPS5395533A (en) | 1977-02-02 | 1977-02-02 | Buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP964577A JPS5395533A (en) | 1977-02-02 | 1977-02-02 | Buffer circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5395533A true JPS5395533A (en) | 1978-08-21 |
Family
ID=11725945
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP964577A Pending JPS5395533A (en) | 1977-02-02 | 1977-02-02 | Buffer circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5395533A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54160139A (en) * | 1978-06-06 | 1979-12-18 | Ibm | Circuit for recharging output node of fet circuit |
-
1977
- 1977-02-02 JP JP964577A patent/JPS5395533A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54160139A (en) * | 1978-06-06 | 1979-12-18 | Ibm | Circuit for recharging output node of fet circuit |
JPS5812677B2 (en) * | 1978-06-06 | 1983-03-09 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Circuit for recharging the output node of a FET circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5325324A (en) | Address selection system | |
JPS5328309A (en) | Radio circuit control system | |
JPS5413705A (en) | Multiple address communication system | |
JPS5381021A (en) | Address input circuit | |
JPS5334429A (en) | Memory control system | |
JPS5395533A (en) | Buffer circuit | |
JPS53128949A (en) | Sense circuit | |
JPS5439503A (en) | Priority selection system in ring transmission line | |
JPS5339811A (en) | High frequency amplifier circuit | |
JPS5267559A (en) | Counter | |
JPS5437510A (en) | Paging response system | |
JPS5346244A (en) | Circuit system realizing finite automaton by using pla | |
JPS52149405A (en) | Data pulse fetch circuit | |
JPS5363941A (en) | Input/output system | |
JPS5258446A (en) | Flip frop circuit | |
JPS53145438A (en) | Refresh system for memory | |
JPS5353931A (en) | Timing control system for memory unit | |
JPS52106640A (en) | Memory peripheral circuit | |
JPS5419615A (en) | Control system for input and output unit | |
JPS5275929A (en) | Digital linear generation system | |
JPS5387131A (en) | Memory circuit | |
JPS51148335A (en) | Memory circuit | |
JPS5382107A (en) | Register control system | |
JPS539435A (en) | Memory mounting system | |
JPS52130213A (en) | Terminal control system |