[go: up one dir, main page]

JPS4959545A - - Google Patents

Info

Publication number
JPS4959545A
JPS4959545A JP48068361A JP6836173A JPS4959545A JP S4959545 A JPS4959545 A JP S4959545A JP 48068361 A JP48068361 A JP 48068361A JP 6836173 A JP6836173 A JP 6836173A JP S4959545 A JPS4959545 A JP S4959545A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP48068361A
Other versions
JPS5837574B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS4959545A publication Critical patent/JPS4959545A/ja
Publication of JPS5837574B2 publication Critical patent/JPS5837574B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • G06F11/3485Performance evaluation by tracing or monitoring for I/O devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP48068361A 1972-07-03 1973-06-19 デ−タシヨリシステムトシユウヘンソウチ ト ノアイダ ノ デ−タ ノ ナガレオチヨウセイスルホウホウ オヨビ ソノソウチ Expired JPS5837574B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00268645A US3840859A (en) 1972-07-03 1972-07-03 Method and apparatus for regulating input/output traffic of a data processing system

Publications (2)

Publication Number Publication Date
JPS4959545A true JPS4959545A (ja) 1974-06-10
JPS5837574B2 JPS5837574B2 (ja) 1983-08-17

Family

ID=23023888

Family Applications (1)

Application Number Title Priority Date Filing Date
JP48068361A Expired JPS5837574B2 (ja) 1972-07-03 1973-06-19 デ−タシヨリシステムトシユウヘンソウチ ト ノアイダ ノ デ−タ ノ ナガレオチヨウセイスルホウホウ オヨビ ソノソウチ

Country Status (3)

Country Link
US (1) US3840859A (ja)
JP (1) JPS5837574B2 (ja)
GB (1) GB1412051A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5267535A (en) * 1975-12-03 1977-06-04 Hitachi Ltd Input output control device of information process system
JPS5398745A (en) * 1977-02-09 1978-08-29 Hitachi Ltd Interrupt system for input and output device
JPS5453931A (en) * 1977-10-07 1979-04-27 Hitachi Ltd Control unit for computer interface

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4007448A (en) * 1974-08-15 1977-02-08 Digital Equipment Corporation Drive for connection to multiple controllers in a digital data secondary storage facility
US4034347A (en) * 1975-08-08 1977-07-05 Bell Telephone Laboratories, Incorporated Method and apparatus for controlling a multiprocessor system
DE2731829C3 (de) * 1977-07-14 1980-09-18 Standard Elektrik Lorenz Ag, 7000 Stuttgart Zentralgesteuerte Fernmeldevermittlungs anlage
ES462307A1 (es) * 1977-09-13 1978-05-16 Standard Electrica Sa Un procedimiento de control dinamico de sobrecarga en cen- trales telefonicas gobernadas por ordenador.
US4191997A (en) * 1978-04-10 1980-03-04 International Business Machines Corporation Circuits and methods for multiple control in data processing systems
US4344132A (en) * 1979-12-14 1982-08-10 International Business Machines Corporation Serial storage interface apparatus for coupling a serial storage mechanism to a data processor input/output bus
JPS57757A (en) * 1980-06-04 1982-01-05 Hitachi Ltd Job execution schedule system
US4719567A (en) * 1982-04-29 1988-01-12 Motorola, Inc. Method and apparatus for limiting bus utilization
US4607365A (en) * 1983-11-14 1986-08-19 Tandem Computers Incorporated Fault-tolerant communications controller system
US5099420A (en) * 1989-01-10 1992-03-24 Bull Hn Information Systems Inc. Method and apparatus for limiting the utilization of an asynchronous bus with distributed controlled access
JP2570847B2 (ja) * 1989-02-08 1997-01-16 日本電気株式会社 データ転送方式
US5506989A (en) * 1990-01-31 1996-04-09 Ibm Corporation Arbitration system limiting high priority successive grants
JP2561759B2 (ja) * 1991-03-29 1996-12-11 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチプロセッサシステムおよびそのメッセージ送受信制御装置
US6715007B1 (en) * 2000-07-13 2004-03-30 General Dynamics Decision Systems, Inc. Method of regulating a flow of data in a communication system and apparatus therefor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3568165A (en) * 1969-01-14 1971-03-02 Ibm Overrun protection circuit for a computing apparatus

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3568165A (en) * 1969-01-14 1971-03-02 Ibm Overrun protection circuit for a computing apparatus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5267535A (en) * 1975-12-03 1977-06-04 Hitachi Ltd Input output control device of information process system
JPS5398745A (en) * 1977-02-09 1978-08-29 Hitachi Ltd Interrupt system for input and output device
JPS5453931A (en) * 1977-10-07 1979-04-27 Hitachi Ltd Control unit for computer interface
JPS6118225B2 (ja) * 1977-10-07 1986-05-12 Hitachi Ltd

Also Published As

Publication number Publication date
JPS5837574B2 (ja) 1983-08-17
GB1412051A (en) 1975-10-29
US3840859A (en) 1974-10-08

Similar Documents

Publication Publication Date Title
FR2206188B1 (ja)
AU1117276A (ja)
JPS4959545A (ja)
FR2168151B1 (ja)
JPS4936598U (ja)
JPS4891233A (ja)
JPS4978077A (ja)
JPS4964504A (ja)
JPS4917289U (ja)
JPS5237090Y2 (ja)
JPS5240098Y2 (ja)
JPS48109779U (ja)
JPS4939467U (ja)
CH574883A5 (ja)
CH568804A5 (ja)
CH592140A5 (ja)
CH592050A5 (ja)
CH589132A5 (ja)
CH586024A5 (ja)
CH584691A5 (ja)
CH576258A5 (ja)
CH575857A5 (ja)
CH575787A5 (ja)
CH575175A5 (ja)
CH566619A5 (ja)