JPS4933762U - - Google Patents
Info
- Publication number
- JPS4933762U JPS4933762U JP1972074166U JP7416672U JPS4933762U JP S4933762 U JPS4933762 U JP S4933762U JP 1972074166 U JP1972074166 U JP 1972074166U JP 7416672 U JP7416672 U JP 7416672U JP S4933762 U JPS4933762 U JP S4933762U
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Solid State Image Pick-Up Elements (AREA)
- Image Input (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1972074166U JPS4933762U (en) | 1972-06-23 | 1972-06-23 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1972074166U JPS4933762U (en) | 1972-06-23 | 1972-06-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS4933762U true JPS4933762U (en) | 1974-03-25 |
Family
ID=27974769
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1972074166U Pending JPS4933762U (en) | 1972-06-23 | 1972-06-23 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS4933762U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3525617A (en) * | 1965-07-13 | 1970-08-25 | Int Computers & Tabulators Ltd | Method of making electrical circuit structure for electrical connections between components |
-
1972
- 1972-06-23 JP JP1972074166U patent/JPS4933762U/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3525617A (en) * | 1965-07-13 | 1970-08-25 | Int Computers & Tabulators Ltd | Method of making electrical circuit structure for electrical connections between components |