JPH0745774A - Hybrid integrated circuit device - Google Patents
Hybrid integrated circuit deviceInfo
- Publication number
- JPH0745774A JPH0745774A JP20860793A JP20860793A JPH0745774A JP H0745774 A JPH0745774 A JP H0745774A JP 20860793 A JP20860793 A JP 20860793A JP 20860793 A JP20860793 A JP 20860793A JP H0745774 A JPH0745774 A JP H0745774A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- circuit board
- lead
- heat sink
- leads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3405—Edge mounted components, e.g. terminals
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は混成集積回路装置に関
し、特に混成集積回路基板にリードを接続し、かつヒー
トシンクを接続した混成集積回路装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit device, and more particularly to a hybrid integrated circuit device having leads and a heat sink connected to a hybrid integrated circuit substrate.
【0002】[0002]
【従来の技術】従来の混成集積回路は、図4(a)に示
すように、GaAsFET等の能動素子TRや、チップ
コンデンサC、チップ抵抗R等の受動素子を搭載した集
積回路基板21の裏面にヒートシンク31を一体的に接
続する。また、集積回路基板21の表面にメタライズに
より形成したリード端子22に対して、同図(b)に示
すように、クリップ型リードピン32を集積回路基板2
1を厚さ方向に挟むように嵌合させ、半田等により両者
を一体化させた構成がとられている。なお、このリード
端子22には配線パターン23が形成され、前記各種素
子に接続される。前記クリップ型リードピン32は先端
部が二股状に形成され、この二股部分におけるバネ性に
よって集積回路基板21の縁部を挟み込む。この場合、
二股部分には絶縁被覆33が施されている。また、リー
ドを接続する別の構造として、同図(c)のように、集
積回路基板21のリード端子22にリード固定部品24
を一体的に設けておき、このリード固定部品24に対し
てクリップ型リードピン32を嵌合させ、半田34によ
り固定する構造もとられている。2. Description of the Related Art As shown in FIG. 4A, a conventional hybrid integrated circuit has a back surface of an integrated circuit board 21 on which active elements TR such as GaAs FETs and passive elements such as chip capacitors C and chip resistors R are mounted. The heat sink 31 is integrally connected to. Further, as shown in FIG. 2B, clip type lead pins 32 are provided on the integrated circuit board 2 for the lead terminals 22 formed on the surface of the integrated circuit board 21 by metallization.
1 is inserted so as to be sandwiched in the thickness direction, and the two are integrated by soldering or the like. A wiring pattern 23 is formed on the lead terminal 22 and is connected to the various elements. The tip end of the clip-type lead pin 32 is formed in a bifurcated shape, and the edge of the integrated circuit board 21 is sandwiched by the elasticity of the bifurcated portion. in this case,
An insulating coating 33 is applied to the bifurcated portion. As another structure for connecting the leads, as shown in FIG. 3C, the lead terminals 22 of the integrated circuit board 21 are connected to the lead fixing parts 24.
Is integrally provided, the clip type lead pin 32 is fitted to the lead fixing component 24, and fixed by the solder 34.
【0003】[0003]
【課題を解決するための手段】このような従来の混成集
積回路装置では、リードピン32を嵌合させる際におけ
るバネ性を確保するために、リードピンの幅寸法は1.
6mm程度は必要であり、したがって集積回路基板21
上に形成するリード端子22の幅は2.0mm程度必要
となる。このため、隣接するリード端子との間隔を2.
54mmとしたときには、一辺に6ピンを配列する集積
回路基板の一辺は15.24mm以上となり、集積回路
基板上に実装する各種素子を小型化しても、混成集積回
路装置としての小型化が難しいという問題がある。In such a conventional hybrid integrated circuit device, in order to secure the spring property when the lead pin 32 is fitted, the width dimension of the lead pin is 1.
About 6 mm is required, and therefore the integrated circuit board 21
The width of the lead terminal 22 formed above is required to be about 2.0 mm. Therefore, the distance between adjacent lead terminals is 2.
When it is set to 54 mm, one side of the integrated circuit board in which 6 pins are arranged is 15.24 mm or more, and it is difficult to reduce the size of the hybrid integrated circuit device even if various elements mounted on the integrated circuit board are reduced in size. There's a problem.
【0004】また、リードピン32を集積回路基板21
やリード固定部品24に嵌合させるためには、リードピ
ン32に対して横方向に応力を加える作業が必要であ
り、集積回路基板21の表面に対して垂直方向から各種
素子を搭載する自動組立機等との整合性が悪く、組立作
業性が悪いという問題がある。更に、従来では、集積回
路基板21に対してリードピン32の接続とヒートシン
ク31の接続をそれぞれ独立した工程で行っているた
め、混成集積回路装置の組立工数が多くなり、工程が繁
雑でかつ時間がかかるという問題がある。本発明の目的
は、小型化を図るとともに、組立作業性を改善した混成
集積回路装置を提供することにある。Further, the lead pins 32 are connected to the integrated circuit board 21.
In order to fit the lead pin 32 and the lead fixing component 24, it is necessary to apply a stress to the lead pin 32 in the lateral direction, and an automatic assembly machine for mounting various elements from the direction perpendicular to the surface of the integrated circuit board 21. There is a problem that the workability of assembling is poor due to poor compatibility with the above. Furthermore, conventionally, the connection of the lead pins 32 and the connection of the heat sink 31 to the integrated circuit board 21 are performed in independent steps, respectively, which increases the number of assembly steps of the hybrid integrated circuit device, resulting in a complicated process and time. There is a problem of this. It is an object of the present invention to provide a hybrid integrated circuit device which is downsized and whose assembly workability is improved.
【0005】[0005]
【課題を解決するための手段】本発明の混成集積回路装
置は、ヒートシンクと、これと同一平面上に配列形成さ
れた複数のリードと、ヒートシンク上にその裏面が接す
るように搭載され、かつその表面に各種素子を搭載した
集積回路基板とを備えており、集積回路基板の縁部に沿
って複数のリード端子をメタライズにより形成し、かつ
各リード端子には切欠きを設けるとともに、この切欠き
の側面にはリード端子につながるメタライズを形成し、
これらリード端子及び切欠きの各メタライズとリードと
を半田付けした構成とする。ヒートシンクの両端には集
積回路基板の両端に係合する係止片を立設する。また、
ヒートシンクと複数のリードとをリードフレームで一体
形成し、集積回路基板を組立てた後に両者を切断分離す
る。A hybrid integrated circuit device of the present invention is mounted with a heat sink, a plurality of leads arrayed and formed on the same plane as the heat sink, and the back surface of the heat sink in contact with the heat sink. An integrated circuit board having various elements mounted on the surface is provided, and a plurality of lead terminals are formed by metallization along the edge of the integrated circuit board, and each lead terminal is provided with a notch and the notch is provided. Form a metallization that connects to the lead terminals on the side of
The lead terminals and the metallizations of the notches and the leads are soldered. Locking pieces that engage with both ends of the integrated circuit board are provided upright on both ends of the heat sink. Also,
A heat sink and a plurality of leads are integrally formed by a lead frame, an integrated circuit board is assembled, and then the two are cut and separated.
【0006】[0006]
【実施例】次に、本発明について図面を参照して説明す
る。図1は本発明の混成集積回路の一実施例を示し、
(a)は斜視図、(b)はそのA−A線拡大断面図、
(c)はB−B線断面図である。また、図2は要部の拡
大図である。これらの図において、集積回路基板1は
0.8mmの厚さの92%の酸化アルミニウムを主体と
したセラミック基板2の表面及び裏面に所要の回路パタ
ーンがメタライズにより形成される。即ち、表面の回路
パターンは各種素子を搭載するためのランド3と、複数
のリード端子4と、これらを相互に接続する配線パター
ン5で構成される。また、裏面のパターンは前記リード
端子4に対向して裏面側に設けられたリード端子6と、
このリード端子6を除く領域に形成された接地パターン
7とで構成される。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIG. 1 shows an embodiment of the hybrid integrated circuit of the present invention.
(A) is a perspective view, (b) is the AA line expanded sectional view,
(C) is a BB line sectional view. Further, FIG. 2 is an enlarged view of a main part. In these figures, the integrated circuit substrate 1 has a required circuit pattern formed by metallization on the front and back surfaces of a ceramic substrate 2 mainly made of 92% aluminum oxide having a thickness of 0.8 mm. That is, the circuit pattern on the surface is composed of a land 3 for mounting various elements, a plurality of lead terminals 4, and a wiring pattern 5 for connecting these to each other. Further, the pattern on the back surface includes lead terminals 6 provided on the back surface side so as to face the lead terminals 4.
The ground pattern 7 is formed in the area excluding the lead terminals 6.
【0007】前記リード端子4,6は、図2に示される
ように、各リード端子4,6の基板端部を半円形に切欠
いた切欠部8を設け、この切欠部8の半円周面にもメタ
ライズを施しており、これにより、集積回路基板1の表
裏面の各リード端子4,6を相互に電気接続した構成と
されている。そして、この実施例では900MHz用G
aAsFETである能動素子TRが集積回路基板1に開
設した穴を通してその裏面が基板1の裏面側に露呈され
た状態で搭載され、またチップコンデンサCやチップ抵
抗R等の受動素子がそれぞれ集積回路基板1の表面の各
ランドに搭載され、半田付けされる。As shown in FIG. 2, each of the lead terminals 4 and 6 is provided with a notch 8 which is a semicircular notch at the end of the substrate of each lead terminal 4 and 6. The semicircular surface of the notch 8 is formed. Is also metallized so that the lead terminals 4 and 6 on the front and back surfaces of the integrated circuit board 1 are electrically connected to each other. And, in this embodiment, G for 900 MHz is used.
The active element TR, which is an aAsFET, is mounted in the integrated circuit board 1 in a state where the back surface thereof is exposed to the back surface side of the board 1 through a hole formed in the integrated circuit board 1, and passive elements such as the chip capacitor C and the chip resistor R are respectively integrated circuit board 1 is mounted on each land on the surface and soldered.
【0008】一方、図3(a)に示すように、例えば厚
さ1.0mmの洋白に2μmの金メッキを施した金属板
を成形してリードフレーム10を形成し、前記集積回路
基板1をこのリードフレームに搭載する。このリードフ
レーム10はヒートシンク11と複数本のリード12と
をフレーム13によって一体化した状態で1枚の金属板
で形成しており、このフレーム13は集積回路装置の組
立後に切断除去するようになっている。前記ヒートシン
ク11は、前記集積回路基板1の裏面の接地パターン7
に対応した形状とされ、その両端の一部を舌片状に突出
させた上で、これを上方に向けて直角に折り曲げて係止
爪14を形成している。また、複数本のリード12は集
積回路基板1に設けたリード端子4,6に対応するピッ
チ寸法で形成されているが、その形状は単純な細片とし
て構成されている。On the other hand, as shown in FIG. 3A, a lead frame 10 is formed by molding a metal plate of, for example, 1.0 mm thick nickel silver plated with 2 μm of gold, to form the integrated circuit board 1. It is mounted on this lead frame. The lead frame 10 is formed of a single metal plate in a state where a heat sink 11 and a plurality of leads 12 are integrated by a frame 13, and the frame 13 is cut and removed after the integrated circuit device is assembled. ing. The heat sink 11 is a ground pattern 7 on the back surface of the integrated circuit board 1.
The shape of the engaging claw 14 is formed by protruding a part of both ends in a tongue shape and bending the same upward at a right angle. Further, the plurality of leads 12 are formed with a pitch dimension corresponding to the lead terminals 4 and 6 provided on the integrated circuit board 1, but the shape thereof is configured as a simple strip.
【0009】このように構成されたリードフレーム10
のヒートシンク11上に前記集積回路基板1を搭載し、
その接地パターン7をヒートシンク11の上面に接触さ
せる。また、複数のリード12上には集積回路基板1の
リード端子4,6が対応位置され、これらのリード端子
4,6とリード12の表面とを半田により接続する。こ
のとき、リード端子4,6は半円状の切欠部8の周面を
介して表裏面において接続されているため、半田9は切
欠きの周面からリード端子4,6の表面にまで濡れて好
適な接続が実現される。また、これらリード端子4,6
とリード12との半田付けにより集積回路基板1はヒー
トシンク11上で確実に固定される。The lead frame 10 configured as described above
The integrated circuit board 1 is mounted on the heat sink 11 of
The ground pattern 7 is brought into contact with the upper surface of the heat sink 11. The lead terminals 4 and 6 of the integrated circuit board 1 are positioned correspondingly on the leads 12, and the lead terminals 4 and 6 are connected to the surfaces of the leads 12 by soldering. At this time, since the lead terminals 4 and 6 are connected on the front and back surfaces via the peripheral surface of the semicircular cutout portion 8, the solder 9 wets from the peripheral surface of the cutout to the surface of the lead terminals 4 and 6. A suitable connection is realized. Also, these lead terminals 4, 6
The integrated circuit board 1 is reliably fixed on the heat sink 11 by soldering the lead 12 and the lead 12.
【0010】この場合、ヒートシンク11の両端に設け
た係止爪14が集積回路基板1の両端部に係合し、集積
回路基板1を長手方向に挟持してその位置を規制するた
め、集積回路基板1が移動されてリード12に横方向の
力が加えられるようなことはなく、リード12の変形や
これに伴うリード端子4,6との半田付け部の損傷が生
じることはない。なお、集積回路基板1の短手方向は、
複数のリード12とリード端子4,6との半田付けによ
り保持される。なお、図3(b)のように、ヒートシン
ク11の両側にも係止爪15を立設しておけば、ヒート
シンク上における集積回路基板の位置を強固に規制する
ことができる。その後にリードフレーム10のフレーム
13を切断除去することで、ヒートシンク11と各リー
ド12はそれぞれ分離され、電気的にも独立された状態
となり、混成集積回路装置が完成される。In this case, since the locking claws 14 provided at both ends of the heat sink 11 engage with both ends of the integrated circuit board 1 to hold the integrated circuit board 1 in the longitudinal direction and regulate its position, the integrated circuit is prevented. The substrate 1 is not moved to apply a lateral force to the lead 12, and the lead 12 is not deformed and the soldered portions with the lead terminals 4 and 6 are not damaged. The short-side direction of the integrated circuit board 1 is
It is held by soldering the leads 12 and the lead terminals 4, 6. If the locking claws 15 are provided upright on both sides of the heat sink 11 as shown in FIG. 3B, the position of the integrated circuit board on the heat sink can be firmly regulated. After that, by cutting and removing the frame 13 of the lead frame 10, the heat sink 11 and each lead 12 are separated from each other, and are electrically independent, and the hybrid integrated circuit device is completed.
【0011】したがって、この混成集積回路装置によれ
ば、リード12は単なる細片に形成して集積回路基板1
のリード端子4,6に半田付けするだけでよいため、リ
ード12にバネ性を必要とすることはなく、その幅寸法
を極めて小さくすることができ、集積回路基板の小型
化、更には混成集積回路装置の小型化を実現できる。ま
た、装置の組立に際しては、単にリードフレーム10上
に集積回路基板1を上方から搭載して半田付けを行うだ
けでよいため、横方向に応力を加え必要がなく、しかも
ヒートシンク11とリード12に対する接続を同時に行
うことができ、組立作業の簡略化、迅速化が可能とな
る。Therefore, according to this hybrid integrated circuit device, the leads 12 are simply formed into strips and the integrated circuit board 1 is formed.
Since it is only necessary to solder to the lead terminals 4 and 6, the lead 12 does not need a spring property, the width dimension thereof can be made extremely small, the integrated circuit board can be miniaturized, and further, the hybrid integration can be achieved. It is possible to reduce the size of the circuit device. Further, when assembling the device, it suffices to simply mount the integrated circuit board 1 on the lead frame 10 from above and perform soldering, so that it is not necessary to apply stress in the lateral direction, and moreover, the heat sink 11 and the leads 12 are not applied. Connections can be made at the same time, and assembly work can be simplified and speeded up.
【0012】[0012]
【発明の効果】以上説明したように本発明は、ヒートシ
ンク上に集積回路基板を搭載し、かつこの集積回路基板
の縁部に沿って複数のリード端子をメタライズにより形
成し、かつ各リード端子には切欠きを設けるとともに、
この切欠きの側面にはリード端子につながるメタライズ
を形成し、これらリード端子及び切欠きの各メタライズ
とヒートシンクを同一平面に形成したリードに半田付け
しているので、リードは単なる細片に形成しても集積回
路基板と高い信頼性の接続を行うことができ、その幅寸
法を極めて小さくし、混成集積回路装置の小型化を実現
できる特に、ヒートシンクの両端に設けた係止片によっ
て集積回路基板を規制しているので、集積回路基板の移
動を防止してリードの曲げや破損を防止し、リードの細
片化を助長する。更に、ヒートシンクを複数のリードを
リードフレームとして一体形成し、集積回路基板を組立
てた後に両者を切断分離させるので、ヒートシンク及び
リードの製造や取扱を容易なものにできる。As described above, according to the present invention, an integrated circuit board is mounted on a heat sink, a plurality of lead terminals are formed by metallization along the edge of the integrated circuit board, and each lead terminal is formed on each lead terminal. With the notch,
The metallization connected to the lead terminals is formed on the side surface of this notch, and the metallization of these lead terminals and the notch and the heat sink are soldered to the leads formed on the same plane. Even if the integrated circuit board can be connected to the integrated circuit board with high reliability, the width of the integrated circuit board can be made extremely small, and the size of the hybrid integrated circuit device can be reduced. Is regulated, the movement of the integrated circuit board is prevented to prevent the leads from being bent or damaged, and the leads to be made into strips. Further, since the heat sink is integrally formed with a plurality of leads as a lead frame, and the integrated circuit board is assembled and then the two are cut and separated, manufacturing and handling of the heat sink and the leads can be facilitated.
【図1】本発明の実施例を示し、(a)は斜視図、
(b)はA−A線拡大断面図、(c)はB−B線断面図
である。FIG. 1 shows an embodiment of the present invention, (a) is a perspective view,
(B) is an AA line expanded sectional view, (c) is a BB line sectional view.
【図2】図1(a)の要部の拡大図である。FIG. 2 is an enlarged view of a main part of FIG.
【図3】図1のリードフレームの斜視図、及びその改良
したリードフレームの斜視図である。FIG. 3 is a perspective view of the lead frame of FIG. 1 and a perspective view of the improved lead frame.
【図4】従来の混成集積回路装置の斜視図と、その要部
の断面図、及び他の例の一部の断面図である。FIG. 4 is a perspective view of a conventional hybrid integrated circuit device, a cross-sectional view of a main part thereof, and a partial cross-sectional view of another example.
1 集積回路基板 2 セラミック基板 4,6 リード端子 7 接地パターン 8 切欠部 9 半田 10 リードフレーム 11 ヒートシンク 12 リード 14,15 係止爪 1 Integrated Circuit Board 2 Ceramic Board 4, 6 Lead Terminal 7 Ground Pattern 8 Cutout 9 Solder 10 Lead Frame 11 Heat Sink 12 Lead 14, 15 Locking Claw
Claims (3)
列形成された複数のリードと、前記ヒートシンク上にそ
の裏面が接するように搭載され、かつその表面に各種素
子を搭載した集積回路基板とを備え、前記集積回路基板
の縁部に沿って複数のリード端子をメタライズにより形
成し、かつ各リード端子には切欠きを設けるとともに、
この切欠きの側面にはリード端子につながるメタライズ
を形成し、これらリード端子及び切欠きの各メタライズ
と前記リードとを半田付けしたことを特徴とする混成集
積回路装置。1. A heat sink, a plurality of leads arrayed and formed on the same plane as the heat sink, and an integrated circuit board mounted on the heat sink with its back surface in contact with each other and having various elements mounted on its front surface. A plurality of lead terminals are formed by metallization along the edge of the integrated circuit board, and notches are provided in each lead terminal,
A hybrid integrated circuit device characterized in that a metallization connected to a lead terminal is formed on a side surface of the notch, and the lead terminal and the metallization of the notch are soldered to the lead.
両端に係合する係止片を立設してなる請求項1の混成集
積回路装置。2. The hybrid integrated circuit device according to claim 1, wherein locking pieces that engage with both ends of the integrated circuit board are provided upright on both ends of the heat sink.
フレームで一体形成し、集積回路基板を組立てた後に両
者を切断分離してなる請求項1または2の混成集積回路
装置。3. The hybrid integrated circuit device according to claim 1, wherein the heat sink and the plurality of leads are integrally formed by a lead frame, the integrated circuit board is assembled, and then the two are cut and separated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5208607A JP2541465B2 (en) | 1993-07-31 | 1993-07-31 | Hybrid integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5208607A JP2541465B2 (en) | 1993-07-31 | 1993-07-31 | Hybrid integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0745774A true JPH0745774A (en) | 1995-02-14 |
JP2541465B2 JP2541465B2 (en) | 1996-10-09 |
Family
ID=16559017
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5208607A Expired - Fee Related JP2541465B2 (en) | 1993-07-31 | 1993-07-31 | Hybrid integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2541465B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2731869A1 (en) * | 1995-03-17 | 1996-09-20 | Fujitsu Ltd | CIRCUIT BOARD AND METHOD FOR MANUFACTURING THIS CIRCUIT BOARD |
JP2001156215A (en) * | 1999-11-24 | 2001-06-08 | Toshiba Electronic Engineering Corp | Ceramic package |
US6534344B2 (en) * | 1998-10-27 | 2003-03-18 | Ming-Tung Shen | Integrated circuit chip and method for fabricating the same |
JP2010530622A (en) * | 2007-06-21 | 2010-09-09 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | Electrical components |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6225443A (en) * | 1985-07-26 | 1987-02-03 | Hitachi Ltd | Hybrid integrated circuit device |
-
1993
- 1993-07-31 JP JP5208607A patent/JP2541465B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6225443A (en) * | 1985-07-26 | 1987-02-03 | Hitachi Ltd | Hybrid integrated circuit device |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2731869A1 (en) * | 1995-03-17 | 1996-09-20 | Fujitsu Ltd | CIRCUIT BOARD AND METHOD FOR MANUFACTURING THIS CIRCUIT BOARD |
US5940964A (en) * | 1995-03-17 | 1999-08-24 | Fujitsu Limited | Fabrication process for circuit substrate having interconnection leads |
US6534344B2 (en) * | 1998-10-27 | 2003-03-18 | Ming-Tung Shen | Integrated circuit chip and method for fabricating the same |
JP2001156215A (en) * | 1999-11-24 | 2001-06-08 | Toshiba Electronic Engineering Corp | Ceramic package |
JP2010530622A (en) * | 2007-06-21 | 2010-09-09 | ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | Electrical components |
Also Published As
Publication number | Publication date |
---|---|
JP2541465B2 (en) | 1996-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1160859A2 (en) | Surface-mounting type electronic circuit unit suitable for miniaturization and easy to manufacture | |
JPS62113452A (en) | Power semiconductor device | |
JP2541465B2 (en) | Hybrid integrated circuit device | |
US4556276A (en) | Solder beams leads | |
JPH06111869A (en) | Surface mount terminal | |
JP2624742B2 (en) | Hybrid integrated circuit device and lead frame | |
JP3465451B2 (en) | Electronic circuit device | |
JP2731584B2 (en) | Lead frame and method of manufacturing electronic component package using the same | |
JP3384121B2 (en) | Electronic circuit module | |
JP2588956B2 (en) | Zigzag in-line type module and method of manufacturing zig-zag in-line type module | |
JPH0726803Y2 (en) | Network resistor | |
JPH0364876A (en) | Lead terminal fitting to electronic parts | |
JPH0951183A (en) | Electronic components | |
JP2003187890A (en) | Electrical connection terminal | |
JP2002270985A (en) | Conductive member mounting structure and mounting method | |
JPH0440283Y2 (en) | ||
JPH0371743B2 (en) | ||
JPH0225245Y2 (en) | ||
JP2582757Y2 (en) | Terminal structure of electronic components | |
JP3631660B2 (en) | Method for mounting leadless component on flexible substrate and method for manufacturing optical pickup device | |
JP2606673B2 (en) | Mounted body | |
JPH081977B2 (en) | Board connection structure | |
JPH06140274A (en) | Composite electronic part | |
JPH0982866A (en) | Hybrid integrated circuit device | |
JPH1140926A (en) | Component mounting structure of printed wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070725 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 12 Free format text: PAYMENT UNTIL: 20080725 |
|
LAPS | Cancellation because of no payment of annual fees |