[go: up one dir, main page]

JPH05217965A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH05217965A
JPH05217965A JP884592A JP884592A JPH05217965A JP H05217965 A JPH05217965 A JP H05217965A JP 884592 A JP884592 A JP 884592A JP 884592 A JP884592 A JP 884592A JP H05217965 A JPH05217965 A JP H05217965A
Authority
JP
Japan
Prior art keywords
wiring layer
gas
layer
forming
fluorocarbon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP884592A
Other languages
Japanese (ja)
Inventor
Hidekazu Nakano
英一 仲野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP884592A priority Critical patent/JPH05217965A/en
Publication of JPH05217965A publication Critical patent/JPH05217965A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To provide a preprocess method capable of preventing a formation of an insulation layer composed of a layer insulating film on a surface layer of a first wiring layer exposed on a through hole bottom and also effectively removing a fluorocarbon group polymer formed on the surface layer of the first wiring layer in a process for forming the through hole. CONSTITUTION:A substrate 1 is first introduced into a preprocess chamber inside a film-forming device and treated in plasmas generated by using preprocess gas 7 mixed with CF4 and O2, to remove a polymer 6 formed on a first wiring layer 2 in a process for forming a through hole. The preprocess gas 7 produces an active species which is rich in reactivity with silicon and its oxide film, whereby an insulation layer composed of a layer insulating film 3 is formed on a surface layer of the first wiring layer 2 exposed on a through hole bottom, and thereafter through a film-forming process, the first wiring layer 2 can be connected to a second wiring layer 9 without forming the insulation film between them.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に
関し、特に配線層を形成する際の前処理方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a pretreatment method for forming a wiring layer.

【0002】[0002]

【従来の技術】従来、この種の配線層を形成する際の前
処理方法は、図2(a)〜(d)に示すような方法で行
われている。すなわち、基板1上に既に形成されたAl
の第1の配線層2との接続をとる為にフルオロカーボン
系のガスの単独またはO2 との混合エッチングガス5を
用いる反応性イオンエッチングによる層間絶縁膜(シリ
コン酸化膜)3への貫通孔の形成過程(図2(a),
(b))において、その終了時付近に行われるオーバー
エッチング中に貫通孔底部に露出した第1の配線層2の
表層に形成されるフルオロカーボン系のポリマー6を除
去することを目的として、Arなどの比較的スパッタリ
ングフィールドの大きい前処理ガス10を用いた高周波
放電によるスパッタエッチングにより行われていた(図
2(c))。
2. Description of the Related Art Conventionally, a pretreatment method for forming a wiring layer of this type has been performed as shown in FIGS. That is, Al already formed on the substrate 1
Of the through hole to the interlayer insulating film (silicon oxide film) 3 by reactive ion etching using a fluorocarbon-based gas alone or a mixed etching gas 5 of O 2 to establish connection with the first wiring layer 2. Formation process (Fig. 2 (a),
In (b)), Ar or the like is used for the purpose of removing the fluorocarbon-based polymer 6 formed on the surface layer of the first wiring layer 2 exposed at the bottom of the through hole during the over-etching performed near the end thereof. Was performed by the sputter etching by the high frequency discharge using the pretreatment gas 10 having a relatively large sputtering field (see FIG. 2C).

【0003】[0003]

【発明が解決しようとする課題】この方法では層間絶縁
膜3の貫通孔底部に露出した第1の配線層2の表層に形
成されるフルオロカーボン系のポリマー6の除去が行わ
れるのと同時に、貫通孔肩部に露出している層間絶縁膜
3までもがスパッタエッチングされ、貫通孔底部に露出
した第1の配線層2の表層に層間絶縁膜3の再付着によ
る絶縁層8を形成してしまい(図2(d))、最終的に
完成された半導体装置の性能、信頼性を著しく劣化させ
ていた。
According to this method, the fluorocarbon polymer 6 formed on the surface of the first wiring layer 2 exposed at the bottom of the through hole of the interlayer insulating film 3 is removed, and at the same time, the through hole is formed. Even the interlayer insulating film 3 exposed at the shoulder of the hole is sputter-etched, and the insulating layer 8 is formed by reattaching the interlayer insulating film 3 on the surface layer of the first wiring layer 2 exposed at the bottom of the through hole. (FIG. 2D), the performance and reliability of the finally completed semiconductor device were significantly deteriorated.

【0004】したがって、本発明の目的は、このような
欠点のない前処理方法を提供することである。
Therefore, it is an object of the present invention to provide a pretreatment method which does not have such drawbacks.

【0005】[0005]

【課題を解決するための手段】本発明による半導体装置
の製造方法は、半導体素子を形成した半導体基板上に設
けられた第1の配線層を被覆する層間絶縁膜層に第2の
配線層との導通をとるための貫通孔を、フォトリソグラ
フィー法により形成されたマスクパターンを反映してフ
ルオロカーボン系のガスの単独またはO2 との混合ガス
を用いる反応性イオンエッチングを用いて形成し、前記
マスクパターンを除去したのちに、第2の配線層を形成
する装置内に設けられ、配線層形成の為の処理室への搬
送が、真空もしくは不活性ガスにより外気と遮断された
状態において可能である処理室内にて行われる第2の配
線層を形成するための前処理工程において、フルオロカ
ーボン系ガスあるいはフルオロカーボン系ガスに含まれ
る一部もしくは全ての炭素を窒素,硫黄,水素のいずれ
かと置き換えた置換体であるガスの単独,またはO2
の混合ガスを用いて発生されたプラズマをもちいたプラ
ズマ処理を行うことを特徴を有し、またプラズマの発生
に高周波放電あるいはマイクロ波放電を用いるという特
徴を有している。
According to a method of manufacturing a semiconductor device of the present invention, an interlayer insulating film layer covering a first wiring layer provided on a semiconductor substrate on which a semiconductor element is formed is provided with a second wiring layer. Through holes for establishing electrical continuity are formed by reactive ion etching using a fluorocarbon-based gas alone or a mixed gas with O 2 reflecting the mask pattern formed by the photolithography method, and the mask is formed. After the pattern is removed, it is provided in the apparatus for forming the second wiring layer and can be transferred to the processing chamber for forming the wiring layer in a state where it is shielded from the outside air by vacuum or an inert gas. In the pretreatment process for forming the second wiring layer performed in the treatment chamber, the fluorocarbon gas or a part or all of the fluorocarbon gas is contained. Nitrogen of carbon, sulfur, characterized in that for mixing gas plasma processing using a plasma generated by using a single gas which is substituted compound is replaced with either a hydrogen, or a O 2, also It has a feature of using high frequency discharge or microwave discharge to generate plasma.

【0006】[0006]

【実施例】次に本発明について図面を参照して説明す
る。図1(a)〜(d)は、本発明による前処理方法を
もちいて第2の配線層を形成するまでを工程順に示した
断面図である。すでに素子の形成された基板1上にAl
の第1の配線層2を0.5μmの厚さに形成したのち、
第1の配線層2上に層間絶縁膜3として0.6μmの厚
さのシリコン酸化膜を形成し、さらに層間絶縁膜3上に
フォトレジスト4にて貫通孔のマスクパターンを形成す
る(図1(a))。
The present invention will be described below with reference to the drawings. 1A to 1D are cross-sectional views showing, in the order of steps, the steps up to forming a second wiring layer using the pretreatment method according to the present invention. Al on the substrate 1 on which elements have already been formed
After forming the first wiring layer 2 having a thickness of 0.5 μm,
A silicon oxide film having a thickness of 0.6 μm is formed as an interlayer insulating film 3 on the first wiring layer 2, and a mask pattern of a through hole is formed on the interlayer insulating film 3 with a photoresist 4 (FIG. 1). (A)).

【0007】次にCF4 のエッチングガス5を単独で用
いて反応性イオンエッチングを施し層間絶縁膜3に貫通
孔を形成する。この時点でAlの第1の配線層2上には
フルオロカーボン系のポリマー6が形成される(図1
(b))。フォトレジスト4をO2 プラズマを用いて除
去した後、Alの第2の配線層9を形成するためにマイ
クロ波放電による前処理室を備えた成膜装置内へ基板1
を導入する。この成膜装置では前処理室と成膜室とは高
真空に保たれた搬送室で連結されており基板1は外気に
晒されることはない。
Next, reactive ion etching is performed using CF 4 etching gas 5 alone to form a through hole in the interlayer insulating film 3. At this point, a fluorocarbon-based polymer 6 is formed on the Al first wiring layer 2 (see FIG. 1).
(B)). After removing the photoresist 4 by using O 2 plasma, the substrate 1 is placed in a film forming apparatus equipped with a pretreatment chamber for microwave discharge to form a second wiring layer 9 of Al.
To introduce. In this film forming apparatus, the pretreatment chamber and the film forming chamber are connected by a transfer chamber kept in a high vacuum, and the substrate 1 is not exposed to the outside air.

【0008】成膜装置内で基板1を、まず前処理室へ搬
送し、CF4 100sccm,O2100sccmの流
量比で混合された前処理ガス7をもちいて、マイクロ波
出力1KWの条件で発生させたプラズマ中で処理し、第
1の配線層2上に形成されたフルオロカーボン系のポリ
マー6を除去する(図1(c))。この前処理ガスにお
いても従来法と同じく貫通孔肩部に露出している層間絶
縁膜3はエッチングされるが前処理ガス7自身がシリコ
ンおよびその酸化膜との反応性に富んだ活性種を生成
し、これらを蒸気圧の高い反応生成物に変えてしまうた
め、貫通孔底部に露出した第1の配線層2の表層にシリ
コン酸化膜からなる新たな絶縁層を形成することはな
い。
In the film forming apparatus, the substrate 1 is first transferred to the pretreatment chamber, and the pretreatment gas 7 mixed at a flow rate ratio of CF 4 100 sccm and O 2 100 sccm is used to generate a microwave output of 1 KW. Then, the fluorocarbon polymer 6 formed on the first wiring layer 2 is removed by processing in the plasma (FIG. 1C). Even with this pretreatment gas, the interlayer insulating film 3 exposed on the shoulder portion of the through hole is etched as in the conventional method, but the pretreatment gas 7 itself produces active species highly reactive with silicon and its oxide film. However, since these are converted into reaction products having a high vapor pressure, a new insulating layer made of a silicon oxide film is not formed on the surface layer of the first wiring layer 2 exposed at the bottom of the through hole.

【0009】ポリマー6を除去した後、ただちに基板1
を外気に晒すことなく成膜室に搬送しAlの第2の配線
層9の成膜を行い(図1(d))、第1の配線層2と第
2の配線層9との間に絶縁層を形成することなく接続し
得る。
Immediately after removing the polymer 6, the substrate 1
Is transferred to the film forming chamber without being exposed to the outside air to form a second wiring layer 9 of Al (FIG. 1D), and the second wiring layer 9 is formed between the first wiring layer 2 and the second wiring layer 9. The connection can be made without forming an insulating layer.

【0010】上記実施例ではCF4 とO2 との混合ガス
系を用いてプラズマ処理を行ったが、このガス系をCF
6 ,NF3 ,HF等のガスの単独または、O2 との混合
ガスを用いて発生させたプラズマをもちいたプラズマ処
理にかえても同様の効果を得ることが可能である。
In the above embodiment, the plasma treatment was carried out using a mixed gas system of CF 4 and O 2.
Similar effects can be obtained by replacing the plasma treatment with plasma generated by using a gas such as 6 , NF 3 or HF alone or a mixed gas with O 2 .

【0011】以上の実施例ではプラズマの発生にマイク
ロ波放電を用いたが、これを高周波放電にかえても同様
の効果が得られる。この場合、マイクロ波放電を用いた
場合に比べると装置全体の寸法を小さくすることができ
るという利点がある。
In the above embodiments, the microwave discharge is used to generate the plasma, but the same effect can be obtained by replacing the microwave discharge with the high frequency discharge. In this case, there is an advantage that the size of the entire device can be reduced as compared with the case where microwave discharge is used.

【0012】[0012]

【発明の効果】以上説明したように本発明による前処理
方法では、従来の配線層を形成する際の前処理方法では
逃れることの出来ない、貫通孔底部に露出した第1の配
線層の表層に層間絶縁膜の再付着による絶縁層の形成を
防ぎ、かつフルオロカーボン系のガスの単独系またはO
2 との混合ガス系を用いる反応性イオンエッチングを用
いた層間絶縁膜への貫通孔の形成過程において、その終
了時付近に行われるオーバーエッチング中に貫通孔底部
に露出した第1の配線層の表層に形成されるフルオロカ
ーボン系のポリマーの除去を効果的に行うことが出来る
という効果がある。これにより最終的に完成された半導
体装置の性能、信頼性を劣化させることなく多層配線を
形成することが可能となる。
As described above, in the pretreatment method according to the present invention, the surface layer of the first wiring layer exposed at the bottom of the through hole cannot be escaped by the conventional pretreatment method for forming the wiring layer. To prevent the formation of an insulating layer due to redeposition of an interlayer insulating film, and to use a fluorocarbon gas alone or O
In the process of forming a through hole in an interlayer insulating film using reactive ion etching using a mixed gas system with 2 , the first wiring layer exposed at the bottom of the through hole during overetching performed near the end of the through hole is formed. There is an effect that the fluorocarbon-based polymer formed on the surface layer can be effectively removed. This makes it possible to form multilayer wiring without deteriorating the performance and reliability of the finally completed semiconductor device.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の工程(a)〜(d)を示し
た断面図である。
FIG. 1 is a cross-sectional view showing steps (a) to (d) of one embodiment of the present invention.

【図2】従来の前処理方法をもちいて第2の配線層を形
成するまでの工程(a)〜(d)を工程順に示した断面
図である。
2A to 2D are cross-sectional views showing steps (a) to (d) until a second wiring layer is formed by using a conventional pretreatment method in the order of steps.

【符号の説明】[Explanation of symbols]

1 基板 2 第1の配線層(Al) 3 層間絶縁膜(シリコン酸化膜) 4 フォトレジスト 5 エッチングガス(CF4 ) 6 フルオロカーボン系ポリマー 7 前処理ガス(CF4 +O2 ) 8 絶縁膜 9 第2の配線層(Al) 10 前処理ガス(Ar)1 substrate 2 first wiring layer (Al) 3 interlayer insulating film (silicon oxide film) 4 photoresist 5 etching gas (CF 4 ) 6 fluorocarbon-based polymer 7 pretreatment gas (CF 4 + O 2 ) 8 insulating film 9 second Wiring layer (Al) 10 Pretreatment gas (Ar)

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 半導体素子を形成した半導体基板上に設
けられた第1の配線層を被覆する層間絶縁膜に第2の配
線層との導通をとるための貫通孔を、フォトリソグラフ
ィー法により形成されたマスクパターンを反映してフル
オロカーボン系のガスの単独またはO2 との混合ガスを
用いる反応性イオンエッチングを用いて形成し、前記マ
スクパターンを除去したのちに、第2の配線層を形成す
る装置内に設けられ、配線層形成の為の処理室への搬送
が、真空もしくは不活性ガスにより外気と遮断された状
態において可能である処理室内にて行われる第2の配線
層を形成するための前処理工程において、フルオロカー
ボン系ガスあるいはフルオロカーボン系ガスに含まれる
一部もしくは全ての炭素を窒素,硫黄,水素のいずれか
と置き換えた置換体であるガスの単独,またはO2 との
混合ガスを用いて発生させたプラズマをもちいたプラズ
マ処理を行うことを特徴とする半導体装置の製造方法。
1. A through hole is formed by photolithography in an interlayer insulating film, which covers a first wiring layer provided on a semiconductor substrate having a semiconductor element formed thereon, for establishing electrical connection with a second wiring layer. The mask pattern is formed by reactive ion etching using a fluorocarbon-based gas alone or a mixed gas with O 2, and after removing the mask pattern, a second wiring layer is formed. In order to form the second wiring layer, which is provided in the apparatus and can be transferred to the processing chamber for forming the wiring layer, in a state where it is shielded from the outside air by a vacuum or an inert gas In the pretreatment process of step 1, the fluorocarbon-based gas or a substitution product in which a part or all of the carbon contained in the fluorocarbon-based gas is replaced with nitrogen, sulfur, or hydrogen The method of manufacturing a semiconductor device which is characterized in that the sole is gas or a plasma treatment using a plasma generated by using a mixed gas of O 2.
【請求項2】 前記プラズマ処理において、プラズマの
発生に高周波放電あるいはマイクロ波放電を用いること
を特徴とする請求項1記載の半導体装置の製造方法。
2. The method of manufacturing a semiconductor device according to claim 1, wherein high frequency discharge or microwave discharge is used to generate plasma in the plasma processing.
JP884592A 1992-01-22 1992-01-22 Manufacture of semiconductor device Withdrawn JPH05217965A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP884592A JPH05217965A (en) 1992-01-22 1992-01-22 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP884592A JPH05217965A (en) 1992-01-22 1992-01-22 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH05217965A true JPH05217965A (en) 1993-08-27

Family

ID=11704097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP884592A Withdrawn JPH05217965A (en) 1992-01-22 1992-01-22 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH05217965A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100604756B1 (en) * 1999-12-31 2006-07-26 주식회사 하이닉스반도체 Metal wiring formation method of semiconductor device
WO2012154429A2 (en) * 2011-05-12 2012-11-15 Applied Materials, Inc. Methods of dry stripping boron-carbon films
US9653327B2 (en) 2011-05-12 2017-05-16 Applied Materials, Inc. Methods of removing a material layer from a substrate using water vapor treatment
US10510518B2 (en) 2013-02-06 2019-12-17 Applied Materials, Inc. Methods of dry stripping boron-carbon films

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100604756B1 (en) * 1999-12-31 2006-07-26 주식회사 하이닉스반도체 Metal wiring formation method of semiconductor device
WO2012154429A2 (en) * 2011-05-12 2012-11-15 Applied Materials, Inc. Methods of dry stripping boron-carbon films
US20120285492A1 (en) * 2011-05-12 2012-11-15 Applied Materials, Inc. Methods of dry stripping boron-carbon films
WO2012154429A3 (en) * 2011-05-12 2013-04-25 Applied Materials, Inc. Methods of dry stripping boron-carbon films
US9299581B2 (en) * 2011-05-12 2016-03-29 Applied Materials, Inc. Methods of dry stripping boron-carbon films
US9653327B2 (en) 2011-05-12 2017-05-16 Applied Materials, Inc. Methods of removing a material layer from a substrate using water vapor treatment
US10510518B2 (en) 2013-02-06 2019-12-17 Applied Materials, Inc. Methods of dry stripping boron-carbon films

Similar Documents

Publication Publication Date Title
KR100465947B1 (en) Plasma processing of tungsten using a gas mixture comprising a fluorinated gas and oxygen
US7244313B1 (en) Plasma etch and photoresist strip process with intervening chamber de-fluorination and wafer de-fluorination steps
JPH04239723A (en) Manufacture of semiconductor device
US20030054656A1 (en) Method for manufacturing semiconductor device including two-step ashing process of N2 plasma gas and N2/H2 plasma gas
KR100414506B1 (en) Dry etching method and method of manufacturing a semiconductor device
JPH10189482A (en) Method for forming conductive plug in contact hole
US5854137A (en) Method for reduction of polycide residues
US5968278A (en) High aspect ratio contact
JPH10178014A (en) Method for manufacturing semiconductor device
JP4471243B2 (en) Etching method and plasma processing method
JPH1167766A (en) Method for manufacturing semiconductor device
JPH05217965A (en) Manufacture of semiconductor device
JP4343379B2 (en) Substrate processing method, substrate processing apparatus, and device manufacturing method
KR100289740B1 (en) Method for removal of photoresist mask used for etching metal layers
JPH10308447A (en) Manufacture of semiconductor device
JP3959790B2 (en) Manufacturing method of semiconductor device
KR100226793B1 (en) Manufacturing method of semiconductor device
JP2000252359A (en) Etching method for insulating film and formation method for wiring layer
KR20000071322A (en) Method of manufacturing a semiconductor device
JPH09162172A (en) Etching damage removal method
JP2001035832A (en) Dry etching method
JP3440599B2 (en) Via hole formation method
JPH11330045A (en) Method for etching laminated film of oxide film and silicon layer
JPH05109673A (en) Method for manufacturing semiconductor device
JPH0945771A (en) Manufacture of semiconductor integrated circuit

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990408