[go: up one dir, main page]

JPH05175280A - 半導体装置の実装構造および実装方法 - Google Patents

半導体装置の実装構造および実装方法

Info

Publication number
JPH05175280A
JPH05175280A JP3355877A JP35587791A JPH05175280A JP H05175280 A JPH05175280 A JP H05175280A JP 3355877 A JP3355877 A JP 3355877A JP 35587791 A JP35587791 A JP 35587791A JP H05175280 A JPH05175280 A JP H05175280A
Authority
JP
Japan
Prior art keywords
wiring pattern
thin film
circuit board
integrated circuit
film member
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP3355877A
Other languages
English (en)
Inventor
Osamu Tanaka
治 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP3355877A priority Critical patent/JPH05175280A/ja
Priority to US07/991,177 priority patent/US5363277A/en
Priority to DE4243345A priority patent/DE4243345A1/de
Publication of JPH05175280A publication Critical patent/JPH05175280A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/04—Mounting of components, e.g. of leadless components
    • H05K13/046—Surface mounting
    • H05K13/0469—Surface mounting by applying a glue or viscous material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305—Affixing by adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83874—Ultraviolet [UV] curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10977—Encapsulated connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189—Pressing leads, bumps or a die through an insulating layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】 【目的】 回路基板上に集積回路の配設が容易になしう
る半導体装置の実装構造および実装方法を提供する。 【構成】 本発明の半導体装置の実装構造は、回路基板
１上の配線パタ−ン２と集積回路４の突起電極５とを対
向させて接続してなる半導体装置の実装構造であって、
前記配線パタ−ン２と前記突起電極５との接続が、前記
配線パタ−ン２を覆っている粘着性熱硬化性薄膜部材３
を貫通してなされ、前記集積回路４の前記回路基板１上
への保持が、前記粘着性硬化性薄膜部材３の硬化力によ
りなされてなるものである。また、本発明の半導体装置
の実装方法は、回路基板１上の配線パタ−ン２に集積回
路４の突起電極５を対向させて接続する半導体装置の実
装方法であって、回路基板１上に配線パタ−ン２を覆っ
て粘着性硬化性薄膜部材３を貼付し、前記粘着性硬化性
薄膜部材３を貫通して、前記集積回路４の突起電極５を
前記配線パターンに接続し、前記粘着性硬化性薄膜部材
３を硬化させて前記集積回路４を前記回路基板１に保持
するものである。

Description

【発明の詳細な説明】
【０００１】
【産業上の利用分野】本発明は半導体装置の実装構造お
よび実装方法に関する。
【０００２】
【従来の技術】従来より半導体装置の実装構造および実
装方法として、図５や図６に示すように回路基板１１上
の配線パターン１２内に配設された液状接着剤１３Ａや
シート状接着剤１３Ｂにより集積回路１４を回路基板１
１に保持することが行われている。
【０００３】しかしながら、液状接着剤１３Ａによる保
持の場合は、液状であるため接着剤１３Ａがタレたり、
よごれたり、広がったりするので、その配置位置のコン
トロールが困難であるという問題がある。また、接着部
の掃除等が必要であり、メンテナンスが面倒であるとい
う問題もある。
【０００４】また、シート状接着剤１３Ｂによる保持の
場合は、シート状接着剤１３Ｂが誤って配線パターン１
２上に配置されると、接着剤１３Ｂ内にコアとして配設
されているガラスファイバー、フィルムや紙などによ
り、突起電極１５と配線パターン１２との接続が阻害さ
れ接続不良となる。そのため、シート状接着剤１３Ｂ
は、配線パターン１２内に納まる形状に加工する必要が
あり、かつ、その貼付は配線パターン内に納まるよう慎
重に行う必要があり（図７参照）、作業能率の低下の原
因となっている。
【０００５】
【発明が解決しようとする課題】本発明はかかる従来技
術の問題点に鑑みなされたものであって、回路基板上に
集積回路の配設が容易になしうる半導体装置の実装構造
および実装方法を提供することを目的とする。
【０００６】
【課題を解決するための手段】本発明の半導体装置の実
装構造は、回路基板上の配線パターンと集積回路の突起
電極とを対向させて接続してなる半導体装置の実装構造
であって、前記配線パターンと前記突起電極との接続
が、前記配線パターンを覆っている粘着性熱硬化性薄膜
部材を貫通してなされ、前記集積回路の前記回路基板上
への保持が、前記粘着性硬化性薄膜部材の硬化力により
なされてなることを特徴としている。
【０００７】また、本発明の半導体装置の実装方法は、
回路基板上の配線パターンに集積回路の突起電極を対向
させて接続する半導体装置の実装方法であって、回路基
板上に配線パターンを覆って粘着性硬化性薄膜部材を貼
付し、前記粘着性硬化性薄膜部材を貫通して、前記集積
回路の突起電極を前記配線パターンに接続し、前記粘着
性硬化性薄膜部材を硬化させて前記集積回路を前記回路
基板に保持することを特徴としている。
【０００８】
【作用】本発明の半導体装置の実装構造および実装方法
によれば、突起電極が配線パターン上に配設された粘着
性硬化性薄膜部材を貫通して配線パターンと接続してい
るので、粘着性硬化性薄膜部材を配線パターン内に配置
する必要もなく、また、その形状も配線パターン内に納
まるもとのする必要もない。
【０００９】
【実施例】以下、添付図面を参照しながら本発明を説明
する。
【００１０】図１〜４は本発明の実装工程の説明図であ
る。図において、１は回路基板、２は配線パターン、３
は粘着性硬化性薄膜部材、４は集積回路、５は突起電極
を示す。
【００１１】回路基板１、配線パターン２、集積回路４
および突起電極５は従来と同様であるので、その構成の
詳細な説明は省略する。
【００１２】粘着性硬化性薄膜部材３は、熱硬化性エポ
キシ樹脂や光硬化性ＵＶ樹脂をフィルム状に加工した材
料などからなる。この薄膜部材３は、突起電極５がこの
薄膜部材３を貫通して配線パターン２と接触できるよう
に、フィルムやガラスファイバーなどからなるコア材を
有していない。そのサイズは配線パターン２および集積
回路４のサイズに応じて適宜決定されるが、図２に示す
ごとく、配線パターン２を覆うことのできるサイズとす
るのが好ましい。また、その膜厚は突起電極５がこの薄
膜部材３を貫通して配線パターン２と接触できるように
選定すればよい。具体的には、突起電極５の突起が５〜
３０μｍの場合は、膜厚を７〜５０μｍ程度とすればよ
い。
【００１３】以下、図１〜４に基づいて本発明の実装方
法について説明する。
【００１４】ステップ１：粘着性硬化性薄膜部材３を配
線パターン２上に貼付する。（図１参照） この薄膜部材３サイズを集積回路４より相当程度大きく
しておけば、貼付位置が多少ずれたとしても集積回路４
の実装に問題を生ずることはない。（図２参照）
【００１５】ステップ２：集積回路４を回路基板１に押
圧し、突起電極５を薄膜部材３を貫通させて、配線パタ
ーン２と接触させる。（図３参照）
【００１６】ステップ３：薄膜部材３を硬化させ、集積
回路４を回路基板１に固着、保持させるとともに、突起
電極５と配線パターン２とのオーミックコンタクトを確
保する。（図４参照） 硬化は薄膜部材３として熱硬化性エポキシ樹脂を用いた
場合は、加熱により、また光硬化性ＵＶ樹脂を用いた場
合は、紫外線ランプにより行う。
【００１７】
【発明の効果】以上説明したように本発明によれば、粘
着性硬化性薄膜部材の貼付けの際の裕度が大きいので、
作業が容易となり作業性が向上する。また、粘着性硬化
性薄膜部材は、コアを有していないので、突起電極と配
線パターンとの接続不良を生ずることもない。
【図面の簡単な説明】
【図１】回路基板上に集積回路をセットした状態の説明
図である。
【図２】回路基板上の配線パターンを覆って粘着性硬化
性薄膜部材を貼付た状態の説明図である。
【図３】回路基板上に集積回路を押圧した状態の説明図
である。
【図４】粘着性硬化性薄膜部材を硬化させた状態の説明
図である。
【図５】従来の固定方法の一例の説明図である。
【図６】従来の固定方法の他の例の説明図である。
【図７】図６におけるシート状接着剤の回路基板上の貼
付状態の説明図である。
【符号の説明】
１ 回路基板 ２ 配線パターン ３ 粘着性硬化性薄膜部材 ４ 集積回路 ５ 突起電極

Claims (2)

    【特許請求の範囲】
  1. 【請求項１】 回路基板上の配線パターンと集積回路の
    突起電極とを対向させて接続してなる半導体装置の実装
    構造であって、 前記配線パターンと前記突起電極との接続が、前記配線
    パターンを覆っている粘着性熱硬化性薄膜部材を貫通し
    てなされ、 前記集積回路の前記回路基板上への保持が、前記粘着性
    硬化性薄膜部材の硬化力によりなされてなることを特徴
    とする半導体装置の実装構造。
  2. 【請求項２】 回路基板上の配線パターンに集積回路の
    突起電極を対向させて接続する半導体装置の実装方法で
    あって、 回路基板上に配線パターンを覆って粘着性硬化性薄膜部
    材を貼付し、 前記粘着性硬化性薄膜部材を貫通して、前記集積回路の
    突起電極を前記配線パターンに接続し、 前記粘着性硬化性薄膜部材を硬化させて前記集積回路を
    前記回路基板に保持することを特徴とする半導体装置の
    実装方法。
JP3355877A 1991-12-20 1991-12-20 半導体装置の実装構造および実装方法 Withdrawn JPH05175280A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP3355877A JPH05175280A (ja) 1991-12-20 1991-12-20 半導体装置の実装構造および実装方法
US07/991,177 US5363277A (en) 1991-12-20 1992-12-16 Structure and method for mounting semiconductor device
DE4243345A DE4243345A1 (en) 1991-12-20 1992-12-21 Circuit board integrated circuit module mounting construction - uses thin film surface coating element to bond IC terminals to corresponding circuit board conductor paths

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3355877A JPH05175280A (ja) 1991-12-20 1991-12-20 半導体装置の実装構造および実装方法

Publications (1)

Publication Number Publication Date
JPH05175280A true JPH05175280A (ja) 1993-07-13

Family

ID=18446188

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3355877A Withdrawn JPH05175280A (ja) 1991-12-20 1991-12-20 半導体装置の実装構造および実装方法

Country Status (3)

Country Link
US (1) US5363277A (ja)
JP (1) JPH05175280A (ja)
DE (1) DE4243345A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6208525B1 (en) 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US7026188B2 (en) 2001-06-22 2006-04-11 Renesas Technology Corp. Electronic device and method for manufacturing the same

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5611140A (en) * 1989-12-18 1997-03-18 Epoxy Technology, Inc. Method of forming electrically conductive polymer interconnects on electrical substrates
US5479285A (en) * 1993-09-01 1995-12-26 Ncr Corporation Liquid crystal device with an isotropic shock mounting and gasket
US5497938A (en) * 1994-09-01 1996-03-12 Intel Corporation Tape with solder forms and methods for transferring solder to chip assemblies
US5659952A (en) * 1994-09-20 1997-08-26 Tessera, Inc. Method of fabricating compliant interface for semiconductor chip
US6870272B2 (en) * 1994-09-20 2005-03-22 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US6169328B1 (en) 1994-09-20 2001-01-02 Tessera, Inc Semiconductor chip assembly
US5742100A (en) * 1995-03-27 1998-04-21 Motorola, Inc. Structure having flip-chip connected substrates
US5874780A (en) * 1995-07-27 1999-02-23 Nec Corporation Method of mounting a semiconductor device to a substrate and a mounted structure
US6284563B1 (en) * 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
WO1997016848A1 (fr) * 1995-10-31 1997-05-09 Ibiden Co., Ltd. Module de composant electronique et son procede de fabrication
US6211572B1 (en) 1995-10-31 2001-04-03 Tessera, Inc. Semiconductor chip package with fan-in leads
US5633620A (en) * 1995-12-27 1997-05-27 Microelectronic Modules Corporation Arc containment system for lightning surge resistor networks
US6881611B1 (en) 1996-07-12 2005-04-19 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device
US20010003049A1 (en) * 1996-07-12 2001-06-07 Norio Fukasawa Method and mold for manufacturing semiconductor device, semiconductor device, and method for mounting the device
JPH1041694A (ja) * 1996-07-25 1998-02-13 Sharp Corp 半導体素子の基板実装構造及びその実装方法
US6323549B1 (en) 1996-08-29 2001-11-27 L. Pierre deRochemont Ceramic composite wiring structures for semiconductor devices and method of manufacture
US5707715A (en) * 1996-08-29 1998-01-13 L. Pierre deRochemont Metal ceramic composites with improved interfacial properties and methods to make such composites
US6143432A (en) * 1998-01-09 2000-11-07 L. Pierre deRochemont Ceramic composites with improved interfacial properties and methods to make such composites
US6093971A (en) * 1996-10-14 2000-07-25 Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. Chip module with conductor paths on the chip bonding side of a chip carrier
DE19702014A1 (de) * 1996-10-14 1998-04-16 Fraunhofer Ges Forschung Chipmodul sowie Verfahren zur Herstellung eines Chipmoduls
US6333206B1 (en) * 1996-12-24 2001-12-25 Nitto Denko Corporation Process for the production of semiconductor device
US6202918B1 (en) 1997-01-28 2001-03-20 Eric Hertz Method and apparatus for placing conductive preforms
US6230963B1 (en) 1997-01-28 2001-05-15 Eric L. Hertz Method and apparatus using colored foils for placing conductive preforms
US6641030B1 (en) 1997-02-06 2003-11-04 Speedline Technologies, Inc. Method and apparatus for placing solder balls on a substrate
US6427903B1 (en) 1997-02-06 2002-08-06 Speedline Technologies, Inc. Solder ball placement apparatus
US6056190A (en) * 1997-02-06 2000-05-02 Speedline Technologies, Inc. Solder ball placement apparatus
JP3604248B2 (ja) * 1997-02-25 2004-12-22 沖電気工業株式会社 半導体装置の製造方法
WO1999004430A1 (en) 1997-07-21 1999-01-28 Aguila Technologies, Inc. Semiconductor flip-chip package and method for the fabrication thereof
JP3625646B2 (ja) 1998-03-23 2005-03-02 東レエンジニアリング株式会社 フリップチップ実装方法
US6040630A (en) * 1998-04-13 2000-03-21 Harris Corporation Integrated circuit package for flip chip with alignment preform feature and method of forming same
US6407457B1 (en) * 1998-05-18 2002-06-18 Smart Pac Gmbh - Technology Services Contact-bumpless chip contacting method and an electronic circuit produced by said method
US6100114A (en) * 1998-08-10 2000-08-08 International Business Machines Corporation Encapsulation of solder bumps and solder connections
US6189208B1 (en) 1998-09-11 2001-02-20 Polymer Flip Chip Corp. Flip chip mounting technique
US6429530B1 (en) 1998-11-02 2002-08-06 International Business Machines Corporation Miniaturized chip scale ball grid array semiconductor package
US6410415B1 (en) 1999-03-23 2002-06-25 Polymer Flip Chip Corporation Flip chip mounting technique
ES2154593B1 (es) * 1999-06-08 2001-10-16 Mecanismos Aux Es Ind S L Diseño de componentes electronicos sobre una capa de cobre de 400 micras en circuitos impresos.
JP3451373B2 (ja) * 1999-11-24 2003-09-29 オムロン株式会社 電磁波読み取り可能なデータキャリアの製造方法
EP1176548A3 (en) * 2000-07-28 2003-03-05 Oji Paper Co., Ltd. IC package and method of fabricating the same
DE60043776D1 (de) * 2000-08-16 2010-03-18 Ericsson Ab Verfahren zur Abgabe eines Klebstoffs auf einem Leiterplattenträgerelement und so hergestellte Leiterplatte
US6580613B2 (en) * 2001-07-17 2003-06-17 Infineon Technologies Ag Solder-free PCB assembly
AU2003233029A1 (en) * 2002-06-07 2003-12-22 Koninklijke Philips Electronics N.V. Method of manufacturing an electronic device
US7999379B2 (en) * 2005-02-25 2011-08-16 Tessera, Inc. Microelectronic assemblies having compliancy
US7749886B2 (en) 2006-12-20 2010-07-06 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
JP2022124659A (ja) * 2021-02-16 2022-08-26 日本航空電子工業株式会社 モジュール及びその製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6049638A (ja) * 1983-08-26 1985-03-18 Sharp Corp 電子部品の構成方法
JPS61145838A (ja) * 1984-12-20 1986-07-03 Fujitsu Ltd 半導体素子の接続方法
JPS61142750A (ja) * 1985-11-22 1986-06-30 Hitachi Ltd 絶縁基板
US5225966A (en) * 1991-07-24 1993-07-06 At&T Bell Laboratories Conductive adhesive film techniques

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6208525B1 (en) 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6461896B1 (en) 1997-03-27 2002-10-08 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6737741B2 (en) 1997-03-27 2004-05-18 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6780677B2 (en) 1997-03-27 2004-08-24 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US7026188B2 (en) 2001-06-22 2006-04-11 Renesas Technology Corp. Electronic device and method for manufacturing the same

Also Published As

Publication number Publication date
DE4243345A1 (en) 1993-06-24
US5363277A (en) 1994-11-08

Similar Documents

Publication Publication Date Title
JPH05175280A (ja) 半導体装置の実装構造および実装方法
KR950005138A (ko) 반도체 칩용 위치설정부재 및 그 제조방법
JPH036828A (ja) 半導体装置
JPS5758797B2 (ja)
JPH03209840A (ja) 半導体装置の製造方法
JPS62281360A (ja) 半導体装置の製造方法
JPH10173007A (ja) ベアチップ搭載装置
KR960001811A (ko) 이방성 도전 접착제를 사용한 집적회로 실장 방법
JP2655768B2 (ja) 接着剤及びそれを用いた実装構造
JPH06139824A (ja) 異方導電フィルム
JP2002057171A (ja) 回路基板のコーティング方法
JP3264072B2 (ja) 電子部品およびその製造方法
JPS62132331A (ja) 半導体装置の製造方法
JPH0379063A (ja) 半導体装置及びその製造方法
JPH0274092A (ja) 実装体の製造方法
JP2596633B2 (ja) 半導体素子の実装方法
JP3596512B2 (ja) 電子部品の製造方法
KR950006836Y1 (ko) 반도체 패키지
JPH02139365A (ja) キャリアテープ
KR910001141Y1 (ko) 자기 헤드용 프린트 기판
JPH0563030A (ja) 接着剤及びそれを用いた実装方法
JP2002057172A (ja) 樹脂注入用枠型部材
KR0184338B1 (ko) 플렉시블 기판의 제조방법
JPS63240036A (ja) 半導体装置の製造方法
JPH05109822A (ja) 紫外線硬化樹脂による素子接続方法

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990311