[go: up one dir, main page]

JPH0397296A - Surface mounting package - Google Patents

Surface mounting package

Info

Publication number
JPH0397296A
JPH0397296A JP23644689A JP23644689A JPH0397296A JP H0397296 A JPH0397296 A JP H0397296A JP 23644689 A JP23644689 A JP 23644689A JP 23644689 A JP23644689 A JP 23644689A JP H0397296 A JPH0397296 A JP H0397296A
Authority
JP
Japan
Prior art keywords
package
positioning
substrate
tab
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23644689A
Other languages
Japanese (ja)
Inventor
Atsushi Tachikawa
篤 立川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP23644689A priority Critical patent/JPH0397296A/en
Publication of JPH0397296A publication Critical patent/JPH0397296A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components

Landscapes

  • Details Of Resistors (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

PURPOSE:To easily position a surface mounting package against a substrate by forming at least one tab for positioning on the rear of the package. CONSTITUTION:A square pole-like tab 15 for positioning is formed at the center on the rear of this surface mounting package 14 and a square hole 16 for positioning into which the tab 15 can be inserted tightly is provided at the central part on the upper surface of a substrate 11. When the tab 15 is inserted into the hole 16, the rear surface section of the tip of a lead 13 coming out from the side face of the package 14 comes into contact with a wiring pattern 12 on the substrate 11. Therefore, the lead 13 can be surely brought into contact with the pattern 12 and the time required for positioning the package 14 can be reduced. In addition, since the tab 15 has a square cross section, the tab 15 is tightly fixed to the hole 16, accordingly, the package 14 is fixed to the substrate 11, with no positional deviation between the wiring pattern 12 and lead 13.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は表面実装型パッケージに関する。[Detailed description of the invention] [Industrial application field] The present invention relates to surface mount packages.

〔従来の技術〕[Conventional technology]

第3図(a) , (b)は従来の表面実装型パッケー
ジの基板に実装された状態の平面図と断面図である。
FIGS. 3(a) and 3(b) are a plan view and a sectional view of a conventional surface mount type package mounted on a substrate.

この表面実装型パッケージ34は、基板31に実装する
際に、配線パターン32とリード33とを個々に接触さ
せてパッケージ34の位置決めを行なった後、配線パタ
ーン32とリード33とをはんだなどを用いることによ
って電気的に接続して基板1上に固定されていた。
When this surface mount type package 34 is mounted on the board 31, the wiring pattern 32 and the leads 33 are brought into contact with each other to position the package 34, and then the wiring pattern 32 and the leads 33 are bonded together using solder or the like. By doing so, they were electrically connected and fixed on the substrate 1.

(発明が解決しようとする課題) 上述した従来の表面実装型パッケージは、基板31に実
装する際に、配線パターン32とリ一ド33とを個々に
接触させることでパッケージ34の位置決めを行なって
いるので、基板31に対する位置決めに時間がかかると
いう欠点があり、また上述した位置決めの後、はんだな
どを用いて配線パターン32とリード33とを電気的に
接続し基板31上に固定するまで、配線パターン32と
リ一ド33とを固定するものが無いので他からの力によ
って基板31に対する位置ずれが生じるという欠点があ
る。
(Problem to be Solved by the Invention) In the conventional surface mount package described above, when mounting on the board 31, the package 34 is positioned by bringing the wiring pattern 32 and the leads 33 into contact with each other individually. Therefore, there is a drawback that positioning on the board 31 takes time, and after the above-mentioned positioning, the wiring pattern 32 and the lead 33 are electrically connected using solder etc. until they are fixed on the board 31. Since there is nothing to fix the pattern 32 and the lead 33, there is a disadvantage that the pattern 32 and the lead 33 may be displaced from the substrate 31 by force from other sources.

本発明の目的は、基板に対する位置決めが容易で、位置
決め後、はんだなどを用いて配線パターンとリードとを
電気的に接続し基板上に固定するまでの間、基板に対す
る位置ずれが生じない表面実装型パッケージを提供する
ことである。
An object of the present invention is to provide a surface mounting method that allows easy positioning with respect to the board, and that does not cause misalignment with respect to the board until the wiring pattern and the lead are electrically connected using solder or the like after positioning and fixed on the board. It is to provide a type package.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の表面実装型パッケージは、パッケージ裏面に位
置決め用突起を少なくとも1つ有している。
The surface mount package of the present invention has at least one positioning protrusion on the back surface of the package.

〔作 用〕[For production]

したがって、パッケージの位置決めが容易になり、位置
決めに要する時間が短縮され、基板に対する位置ずれも
生じない。
Therefore, positioning of the package becomes easy, the time required for positioning is shortened, and positional deviation with respect to the substrate does not occur.

〔実施例〕〔Example〕

次に、本発明の実施例について図面を参照して説明する
Next, embodiments of the present invention will be described with reference to the drawings.

第1図(a)は本発明の一実施例の表面型実装パッケー
ジの平面図、第1図(b)はそのAA線に沿う断面図で
ある。
FIG. 1(a) is a plan view of a surface mount package according to an embodiment of the present invention, and FIG. 1(b) is a sectional view taken along the line AA.

パッケージ14の裏面中央には四角柱状の位置決め用突
起15が設けられ、基板11の表面中央部には位置決め
用突起15が挿入可能な四角柱状の位置決め用穴16が
設けられている。位置決め用突起15を位置決め用穴l
6に挿入することによって基板11上の配線パターン1
2とパッケージ14の側面から出ているリード13の先
端裏面部とを接触させる。
A positioning projection 15 shaped like a square prism is provided at the center of the back surface of the package 14, and a positioning hole 16 shaped like a square prism into which the positioning projection 15 can be inserted is provided at the center of the surface of the substrate 11. The positioning protrusion 15 is inserted into the positioning hole l.
6, the wiring pattern 1 on the board 11
2 and the rear surface of the tip of the lead 13 protruding from the side surface of the package 14.

本実施例では、パッケージ14の基板11に対する位説
決めの際に、配線パターン12とリード13との位置を
個々に合わせるのではなく、位置決め用突起15を位置
決め用穴16に挿入するだけで、配線パターン12とリ
一ド13を確実に接触させることができ、位置決めに要
する時間を短縮することができる。また、位置決め用突
起15の断面が四角形を呈しているので、位置決め用穴
16に位置決め用突起15が固定され、パッケージ14
が固定されるため配線パターン12とり一ド13との位
置ずれが生じない。
In this embodiment, when positioning the package 14 with respect to the substrate 11, the wiring pattern 12 and the leads 13 are not individually aligned, but only by inserting the positioning protrusion 15 into the positioning hole 16. The wiring pattern 12 and the lead 13 can be brought into contact with each other reliably, and the time required for positioning can be shortened. Further, since the positioning projection 15 has a rectangular cross section, the positioning projection 15 is fixed in the positioning hole 16, and the package 14
Since the wiring patterns 12 and the leads 13 are fixed, no misalignment occurs between the wiring patterns 12 and the leads 13.

なお、本実施例において、位置決め用突起15、位置決
め用穴16を2個以上にして、パッケージ14を基板1
1に対して方向性を持たせることにより、パッケージ1
4の基板11に対する位置決めの際、パッケージ14の
方向を誤まることなくパッケージ14を基板11に実装
できる。
In this embodiment, two or more positioning protrusions 15 and two or more positioning holes 16 are provided, and the package 14 is attached to the substrate 1.
By giving directionality to 1, package 1
4 on the substrate 11, the package 14 can be mounted on the substrate 11 without making a mistake in the direction of the package 14.

第2図(a)は本発明の第2の実施例の表面実装型パッ
ケージの平面図、第2図(b)はそのB−B線に沿う断
面図である。
FIG. 2(a) is a plan view of a surface mount type package according to a second embodiment of the present invention, and FIG. 2(b) is a sectional view thereof taken along line B--B.

第2の実施例では、パッケージ24の位置決め用突起2
5が三角柱の形状となっており、また基板21の位置決
め用穴26もこれに対応して三角柱状となっている。
In the second embodiment, the positioning protrusion 2 of the package 24
5 is in the shape of a triangular prism, and the positioning hole 26 of the substrate 21 is also correspondingly triangular prism-shaped.

本実施例では、位置決め用突起25が三角柱の形状とな
っているので、その断面は三角形を呈し、パッケージ2
4に方向性をもたすことができる。したがって、パッケ
ージ24の基板2lに対する位置決めの際、パッケージ
24の方向を誤ることなく配線パターン22とリ一ド2
3とを接触させパッケージ24を基板21に実装できる
利点がある。
In this embodiment, the positioning protrusion 25 has a triangular prism shape, so its cross section is triangular, and the package 2
4 can be given direction. Therefore, when positioning the package 24 with respect to the substrate 2l, the wiring pattern 22 and the leads 2 can be aligned without making a mistake in the direction of the package 24.
There is an advantage that the package 24 can be mounted on the substrate 21 by bringing the package 24 into contact with the substrate 21.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、位置決め用突起をパッケ
ージの裏面に設け、基板上の位置決め用六に前記突起を
挿入することにより、パッケージの位置決めを容易にし
、位置決めに要する時間を短縮できる効果があり、さら
に位置決め用突起が基板上の位置決め用穴に挿入され固
定されることにより、パッケージのリードと配線パター
ンとの位置ずれを防止でき、輸送する際に、パッケージ
のリードと配線パターンとの位置ずれによるリードの変
形ならびに配線パターンの変形を防止できる効果がある
As explained above, the present invention has the effect of facilitating the positioning of the package and shortening the time required for positioning by providing a positioning protrusion on the back surface of the package and inserting the protrusion into the positioning six on the board. Furthermore, by inserting and fixing the positioning protrusion into the positioning hole on the board, it is possible to prevent misalignment between the package leads and the wiring pattern. This has the effect of preventing lead deformation and wiring pattern deformation due to misalignment.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)は本発明の第1の実施例の表面実装型パッ
ケージの平面図、第1図(b)は第1図(a)のA−A
線断面図、第2図(a)は本発明の第2の実施例の表面
実装型パッケージの平面図、第2図(b)は第2図(a
)のB−B線断面図、第3図(a)は従来例の平面図、
第3図(b)は第3図(a)のC−C線断面図である。 11.21・・・・・・基板、   12.22 −・
・・・・配線パターン13.23・・・・・・リード、
  14.24 ・・・・・・バッケ〜ジ、15.25
・・・・・・位置決め用突起、16.26・・・・・・
位置決め用穴。
FIG. 1(a) is a plan view of a surface mount type package according to the first embodiment of the present invention, and FIG. 1(b) is an A-A in FIG. 1(a).
2(a) is a plan view of a surface mount type package according to the second embodiment of the present invention, and FIG. 2(b) is a line sectional view of FIG. 2(a).
), FIG. 3(a) is a plan view of the conventional example,
FIG. 3(b) is a sectional view taken along the line CC in FIG. 3(a). 11.21...Substrate, 12.22--
...Wiring pattern 13.23...Lead,
14.24 ・・・・・・Buckage, 15.25
...Positioning protrusion, 16.26...
Positioning hole.

Claims (1)

【特許請求の範囲】[Claims] 1.表面実装型パッケージにおいて、前記パッケージの
裏面に位置決め用突起を少なくとも1つ有することを特
徴とする表面実装型パッケージ。
1. A surface mount type package, characterized in that the package has at least one positioning protrusion on the back surface thereof.
JP23644689A 1989-09-11 1989-09-11 Surface mounting package Pending JPH0397296A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23644689A JPH0397296A (en) 1989-09-11 1989-09-11 Surface mounting package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23644689A JPH0397296A (en) 1989-09-11 1989-09-11 Surface mounting package

Publications (1)

Publication Number Publication Date
JPH0397296A true JPH0397296A (en) 1991-04-23

Family

ID=17000872

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23644689A Pending JPH0397296A (en) 1989-09-11 1989-09-11 Surface mounting package

Country Status (1)

Country Link
JP (1) JPH0397296A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019141694A (en) * 2019-04-25 2019-08-29 大日本印刷株式会社 Tablet management device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019141694A (en) * 2019-04-25 2019-08-29 大日本印刷株式会社 Tablet management device

Similar Documents

Publication Publication Date Title
JPH0397296A (en) Surface mounting package
JP2687493B2 (en) Surface mount structure of semiconductor device
JPH02201993A (en) Connection structure of printed board
JPS63128654A (en) Semiconductor device mounting body
JPS6292342A (en) Semiconductor package for surface mounting
JPH064582Y2 (en) Film carrier
JPH0453019Y2 (en)
JPH0697355A (en) Stacked electronic component
JPH08322203A (en) Method for fitting flexible printed board
JPS59117139A (en) semiconductor equipment
JPS6112699Y2 (en)
JPH03181158A (en) Ic package
JPH08330464A (en) Pin grid array structure lsi
JPS63152162A (en) Semiconductor device
JPS6316586A (en) Ic socket
JPS6020544A (en) Semiconductor device mounting body
JPH01230287A (en) Electric connection structure between boards
JPS62137818A (en) Manufacturing method of semiconductor device
JPS6239089A (en) circuit board
JPS6286737A (en) Substrate for face down bonding
JPS63215060A (en) Semiconductor device
JPH02218151A (en) Mounting of semiconductor device to socket
JPH0383969U (en)
JPS5934648A (en) Semiconductor device
JPH02128451A (en) Ic package