[go: up one dir, main page]

JPH0358723U - - Google Patents

Info

Publication number
JPH0358723U
JPH0358723U JP11599589U JP11599589U JPH0358723U JP H0358723 U JPH0358723 U JP H0358723U JP 11599589 U JP11599589 U JP 11599589U JP 11599589 U JP11599589 U JP 11599589U JP H0358723 U JPH0358723 U JP H0358723U
Authority
JP
Japan
Prior art keywords
mode
processing unit
central processing
converter
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11599589U
Other languages
Japanese (ja)
Other versions
JPH0650030Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11599589U priority Critical patent/JPH0650030Y2/en
Publication of JPH0358723U publication Critical patent/JPH0358723U/ja
Application granted granted Critical
Publication of JPH0650030Y2 publication Critical patent/JPH0650030Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Calculators And Similar Devices (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Dc-Dc Converters (AREA)
  • Power Sources (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の電気回路図、第2
図は第1図の中央処理装置のソフトウエアのフロ
ーチヤート、第3図は全体構成を示すブロツク構
成図、第4図は第1図のVDD電圧の波形図、第
5図は従来機器の電気回路図、第6図は第5図の
VDD電圧の波形図である。 1……中央処理装置、2……オン用キー(モー
ド設定用キー)、4……モード切換回路、5……
オフ用キー(モード設定用キー)、6……DC−
DCコンバータ、7……蛍光表示管、8……メモ
リ保持回路、Z1……ツエナダイオード(定電圧
手段)、R9……抵抗、C6……バイパスコンデ
ンサ。
Fig. 1 is an electrical circuit diagram of one embodiment of the present invention;
The figure is a flowchart of the software of the central processing unit in Figure 1, Figure 3 is a block diagram showing the overall configuration, Figure 4 is a waveform diagram of the VDD voltage in Figure 1, and Figure 5 is the electricity of the conventional equipment. The circuit diagram, FIG. 6, is a waveform diagram of the VDD voltage in FIG. 1... Central processing unit, 2... On key (mode setting key), 4... Mode switching circuit, 5...
Off key (mode setting key), 6...DC-
DC converter, 7...Fluorescent display tube, 8...Memory holding circuit, Z1...Zena diode (constant voltage means), R9...Resistor, C6...Bypass capacitor.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 表示部を構成する蛍光表示管の動作状態をモー
ド設定用キーによりオンモードとオフモードとに
切り換えるモード切換信号を出力する中央処理装
置と、直流入力電圧を定電圧化して蛍光表示管に
表示用電圧を且つ前記中央処理装置に駆動用電源
をそれぞれ供給するDC−DCコンバータと、こ
のDC−DCコンバータの入力段に接続され、前
記中央処理装置のモード切換信号により該DC−
DCコンバータへの直流入力電圧の供給を断接す
るモード切換回路と、このモード切換回路の入力
段に接続され、オフモード時に直流入力電圧に基
づいて前記中央処理装置をスタンバイ状態とする
駆動電圧を生成し且つ該中央処理装置に供給する
メモリ保持回路とを具備し、前記メモリ保持回路
に、前記モード設定用キーによりオフモードから
オンモードへの切換操作が行われた時または電源
投入時に定電圧手段に拘わらず直流入力電圧に基
づいて前記中央処理装置に駆動用電圧を供給する
抵抗およびバイパスコンデンサを前記定電圧手段
に介挿接続したことを特徴とする表示管表示式電
子機器。
A central processing unit that outputs a mode switching signal that switches the operating state of the fluorescent display tube that makes up the display section between on mode and off mode using a mode setting key, and a central processing unit that outputs a mode switching signal that changes the operating state of the fluorescent display tube that makes up the display section, and a central processing unit that converts the DC input voltage to a constant voltage for display on the fluorescent display tube. A DC-DC converter is connected to the input stage of the DC-DC converter, and the DC-DC converter is connected to the input stage of the DC-DC converter to supply voltage and drive power to the central processing unit.
A mode switching circuit that connects and disconnects the supply of DC input voltage to the DC converter, and a drive voltage that is connected to the input stage of this mode switching circuit and that puts the central processing unit into a standby state based on the DC input voltage in the off mode. and a memory holding circuit that supplies the memory holding circuit to the central processing unit, and a constant voltage means is applied to the memory holding circuit when a switching operation from the off mode to the on mode is performed by the mode setting key or when the power is turned on. A display tube display type electronic device, characterized in that a resistor and a bypass capacitor for supplying a driving voltage to the central processing unit based on the DC input voltage are inserted and connected to the constant voltage means.
JP11599589U 1989-10-02 1989-10-02 Display tube Display type electronic device Expired - Fee Related JPH0650030Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11599589U JPH0650030Y2 (en) 1989-10-02 1989-10-02 Display tube Display type electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11599589U JPH0650030Y2 (en) 1989-10-02 1989-10-02 Display tube Display type electronic device

Publications (2)

Publication Number Publication Date
JPH0358723U true JPH0358723U (en) 1991-06-07
JPH0650030Y2 JPH0650030Y2 (en) 1994-12-14

Family

ID=31664304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11599589U Expired - Fee Related JPH0650030Y2 (en) 1989-10-02 1989-10-02 Display tube Display type electronic device

Country Status (1)

Country Link
JP (1) JPH0650030Y2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005282271A (en) * 2004-03-30 2005-10-13 Japan Railway Construction Transport & Technology Agency Joining structure of cylindrical member and reinforced concrete member, and joining method of cylindrical member and reinforced concrete member
JP2006328850A (en) * 2005-05-27 2006-12-07 Takenaka Komuten Co Ltd Method for reinforcing bending proof stress of upper end part of foundation pile or upper and lower end part of column of existing structure

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005282271A (en) * 2004-03-30 2005-10-13 Japan Railway Construction Transport & Technology Agency Joining structure of cylindrical member and reinforced concrete member, and joining method of cylindrical member and reinforced concrete member
JP4537748B2 (en) * 2004-03-30 2010-09-08 独立行政法人鉄道建設・運輸施設整備支援機構 Joining structure of cylindrical member and reinforced concrete member, and joining method of cylindrical member and reinforced concrete member
JP2006328850A (en) * 2005-05-27 2006-12-07 Takenaka Komuten Co Ltd Method for reinforcing bending proof stress of upper end part of foundation pile or upper and lower end part of column of existing structure
JP4647396B2 (en) * 2005-05-27 2011-03-09 株式会社竹中工務店 Bending strength strengthening method for upper end of foundation pile or upper and lower ends of pillar of existing structure

Also Published As

Publication number Publication date
JPH0650030Y2 (en) 1994-12-14

Similar Documents

Publication Publication Date Title
JPH0358723U (en)
JPS62179636U (en)
JPS63168512U (en)
JPS6055292U (en) Inverter device
JPH0415076U (en)
JPS58112088U (en) DC voltage divider circuit
JPS5843133U (en) power circuit
JPS5985045U (en) Power switching circuit
JPS59134828U (en) RAM storage device with backup function
JPS62201833U (en)
JPS6135589U (en) switching power supply
JPS62244279A (en) Inverter device
JPS63127283U (en)
JPH0230291U (en)
JPH0346995U (en)
JPS6117888U (en) power supply
JPH0244884U (en)
JPH0233558U (en)
JPH0186725U (en)
JPH0370100U (en)
JPS5941837U (en) proximity switch
JPS622339U (en)
JPS63127284U (en)
JPS62112729U (en)
JPH0214243U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees