JPH03240859A - Multiprocessor shared resource control system - Google Patents
Multiprocessor shared resource control systemInfo
- Publication number
- JPH03240859A JPH03240859A JP3888690A JP3888690A JPH03240859A JP H03240859 A JPH03240859 A JP H03240859A JP 3888690 A JP3888690 A JP 3888690A JP 3888690 A JP3888690 A JP 3888690A JP H03240859 A JPH03240859 A JP H03240859A
- Authority
- JP
- Japan
- Prior art keywords
- lock
- shared resource
- processor
- occupied
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007726 management method Methods 0.000 claims description 4
- 238000000034 method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Multi Processors (AREA)
Abstract
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明はマルチプロセッサ共有資源管理方式に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a multiprocessor shared resource management method.
マルチプロセッサの共有資源管理において、最大占有時
間を越えであるプロセッサが資源を占有していることを
他のプロセッサが検出できる方式は提案されていない。In the shared resource management of multiprocessors, no method has been proposed that allows other processors to detect that a processor is occupying a resource for a period exceeding the maximum occupation time.
本発明の目的は、マルチプロセッサの共有資源管理にお
いであるプロセッサが共有資源を最大占有時間を越えて
占有している場合、他のプロセッサが資源のロックを解
除できる方式を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a method for managing shared resources of a multiprocessor, in which when a processor occupies a shared resource for a period exceeding the maximum occupancy time, other processors can unlock the resource.
本発明のマルチプロセッサ共有資源管理方式は、複数の
プロセッサが共有する資源に、前記プロセッサのいずれ
かによって占有されているか否かを示す第1の手段と、
占有する前記プロセッサが変るごとに以前のいずれの状
態とも異なる状態をとる第2の手段とを備えている。The multiprocessor shared resource management method of the present invention includes a first means for indicating whether or not a resource shared by a plurality of processors is occupied by any of the processors;
and second means for taking a state different from any previous state each time the occupied processor changes.
次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.
プロセッサ1,2.3は共通アドレスデータバス5を介
して共有資源4に接続されている。共有資源4は、プロ
セッサからセット、リセットが可能なロックフリップフ
ロップ41とロックカウンタ42とを有している。The processors 1, 2.3 are connected to a shared resource 4 via a common address data bus 5. The shared resource 4 includes a lock flip-flop 41 and a lock counter 42 that can be set and reset by the processor.
第2図は第1図に示す実施例の処理動作のフローチャー
トである。例えば、プロセッサ1は、共有資源4を使用
しようとすると、共有資源4のロックフリップフロップ
41をTAS命令により調査しく101)、ロック可能
であればロックカウンタ42をインクリメントしく10
2)、占有した共有資源4に処理を行い(103)、ロ
ックを解除する(104)。FIG. 2 is a flowchart of the processing operation of the embodiment shown in FIG. For example, when the processor 1 attempts to use the shared resource 4, it checks the lock flip-flop 41 of the shared resource 4 using a TAS command (101), and if the lock is possible, increments the lock counter 42 by 10.
2) Processes the occupied shared resource 4 (103) and releases the lock (104).
既に他のプロセッサ、例えばプロセッサ2が占有してお
りロック不可能であれば、ロックカウンタ2の値を読み
込む(105)。ロックの獲得を始めてから最大資源占
有時間を越えて、かつ、ロックカウンタ2の値に変化が
なければ(106)、ロックカウンタ42をインクリメ
ントしロックを解除する(108)。最大資源占有時間
を越えていないか、又は、ロックカウンタ31の値が変
化している場合は一定時間の待ちを行う(107)。If it is already occupied by another processor, for example processor 2, and cannot be locked, the value of lock counter 2 is read (105). If the maximum resource occupancy time has passed since the start of lock acquisition and there is no change in the value of lock counter 2 (106), lock counter 42 is incremented and the lock is released (108). If the maximum resource occupancy time has not been exceeded or if the value of the lock counter 31 has changed, the process waits for a certain period of time (107).
以上説明したように本発明は、共有資源に、占有されて
いるか否かを示す手段、例えばロックフリップフロップ
と、2つの時刻の間で占有するプロセッサが変っている
か否かを示す手段、例えばロックカウンタとを有するこ
とにより、異常に共有資源が占有されていた場合それを
発見して解除できる効果がある。As explained above, the present invention provides a means for indicating whether a shared resource is occupied, such as a lock flip-flop, and a means for indicating whether or not the occupied processor has changed between two times, such as a lock flip-flop. By having a counter, if a shared resource is abnormally occupied, it can be discovered and released.
第1図は本発明の一実施例のブロック図、第2図は第1
図に示す実施例の処理動作のフローチャートである。
1.2.3・・・プロセッサ、4・・・共有資源、41
・・・ロックフリップフロップ、42・・・ロックカウ
ンタ、5・・・共通アドレスデータバス。FIG. 1 is a block diagram of one embodiment of the present invention, and FIG. 2 is a block diagram of an embodiment of the present invention.
3 is a flowchart of the processing operation of the embodiment shown in the figure. 1.2.3... Processor, 4... Shared resource, 41
. . . lock flip-flop, 42 . . . lock counter, 5 . . . common address data bus.
Claims (1)
いずれかによって占有されているか否かを示す第1の手
段と、占有する前記プロセッサが変るごとに以前のいず
れの状態とも異なる状態をとる第2の手段とを備えたこ
とを特徴とするマルチプロセッサ共有資源管理方式。a first means for indicating whether or not a resource shared by a plurality of processors is occupied by any of the processors; and a second means that takes a state different from any previous state each time the processor that occupies the resource changes. A multiprocessor shared resource management method characterized by comprising means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3888690A JPH03240859A (en) | 1990-02-19 | 1990-02-19 | Multiprocessor shared resource control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3888690A JPH03240859A (en) | 1990-02-19 | 1990-02-19 | Multiprocessor shared resource control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03240859A true JPH03240859A (en) | 1991-10-28 |
Family
ID=12537693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3888690A Pending JPH03240859A (en) | 1990-02-19 | 1990-02-19 | Multiprocessor shared resource control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03240859A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06301658A (en) * | 1993-04-14 | 1994-10-28 | Nec Corp | Recovery system in loose coupling electronic computer system |
US8108719B2 (en) | 2006-10-13 | 2012-01-31 | Nec Corporation | Information processing device and failure concealing method therefor |
JP2013214331A (en) * | 2013-07-22 | 2013-10-17 | Panasonic Corp | Compiler |
-
1990
- 1990-02-19 JP JP3888690A patent/JPH03240859A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06301658A (en) * | 1993-04-14 | 1994-10-28 | Nec Corp | Recovery system in loose coupling electronic computer system |
US8108719B2 (en) | 2006-10-13 | 2012-01-31 | Nec Corporation | Information processing device and failure concealing method therefor |
JP2013214331A (en) * | 2013-07-22 | 2013-10-17 | Panasonic Corp | Compiler |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH05197671A (en) | Master and slave communication method | |
JPH03240859A (en) | Multiprocessor shared resource control system | |
JP2972491B2 (en) | Bus control mechanism and computer system | |
JPH03263158A (en) | Common bus arbitration control system | |
JPH03164964A (en) | Exclusive control processor for information processor | |
JPH0355657A (en) | Shared memory access method for multi-task/multi-processor system | |
JPS61250765A (en) | Exclusive control system for multiprocessor system | |
JP2995666B2 (en) | Microcomputer system | |
JPS5847468Y2 (en) | Microprocessor mutual exclusion circuit | |
JP2961542B2 (en) | Data processing system | |
JPS63286949A (en) | Bus control method | |
JPH0374759A (en) | Multiprocessor system | |
JPH02257249A (en) | Information processing system | |
JPH06266657A (en) | Information processor | |
JPH0351017B2 (en) | ||
JP2761524B2 (en) | Parallel priority determination device | |
JPS6125249A (en) | Exclusive control system | |
JPS63265336A (en) | Control system for preference allocation of shared resources | |
JPH04128957A (en) | Exclusive control method for shared resources in multiprocessor systems | |
JPS6160162A (en) | Bus arbitration system | |
JP3236459B2 (en) | Error handling device in common bus data transfer | |
JPS5864532A (en) | Access device | |
JPS6348994A (en) | System bus control circuit | |
JPS60112162A (en) | Dual port memory control method | |
JPS63231662A (en) | Bus control circuit |