JPH0310129B2 - - Google Patents
Info
- Publication number
- JPH0310129B2 JPH0310129B2 JP58059846A JP5984683A JPH0310129B2 JP H0310129 B2 JPH0310129 B2 JP H0310129B2 JP 58059846 A JP58059846 A JP 58059846A JP 5984683 A JP5984683 A JP 5984683A JP H0310129 B2 JPH0310129 B2 JP H0310129B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- data holding
- state
- detection
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 29
- 230000010365 information processing Effects 0.000 claims description 13
- 238000010586 diagram Methods 0.000 description 10
- 230000000873 masking effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58059846A JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58059846A JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59184943A JPS59184943A (ja) | 1984-10-20 |
JPH0310129B2 true JPH0310129B2 (fr) | 1991-02-13 |
Family
ID=13124976
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58059846A Granted JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59184943A (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4947358A (en) * | 1989-03-20 | 1990-08-07 | Digital Equipment Corporation | Normalizer for determining the positions of bits that are set in a mask |
JPH02287732A (ja) * | 1989-04-28 | 1990-11-27 | Nec Corp | レジスタアドレス生成装置 |
JPH05143340A (ja) * | 1991-11-22 | 1993-06-11 | Fujitsu Ltd | レジスタ書き込み制御方法 |
JPH064305A (ja) * | 1992-06-22 | 1994-01-14 | Nec Corp | プロセッサのレジスタ入替え判別回路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5199245A (fr) * | 1974-10-19 | 1976-09-01 | Kimihiko Okanoe | |
JPS51138356A (en) * | 1975-05-26 | 1976-11-29 | Mitsubishi Electric Corp | Priority interruption control circuit |
-
1983
- 1983-04-05 JP JP58059846A patent/JPS59184943A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5199245A (fr) * | 1974-10-19 | 1976-09-01 | Kimihiko Okanoe | |
JPS51138356A (en) * | 1975-05-26 | 1976-11-29 | Mitsubishi Electric Corp | Priority interruption control circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS59184943A (ja) | 1984-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4733346A (en) | Data processor with multiple register blocks | |
GB1274830A (en) | Data processing system | |
GB1324617A (en) | Digital processor | |
US4040030A (en) | Computer instruction control apparatus and method | |
JPH031699B2 (fr) | ||
US5019969A (en) | Computer system for directly transferring vactor elements from register to register using a single instruction | |
US3949376A (en) | Data processing apparatus having high speed slave store and multi-word instruction buffer | |
US5526500A (en) | System for operand bypassing to allow a one and one-half cycle cache memory access time for sequential load and branch instructions | |
JPH0310129B2 (fr) | ||
EP0081358A2 (fr) | Système de traitement de données fournissant un transfert de données entre modules | |
JP3107595B2 (ja) | メモリアクセス制御装置及びメモリアクセス制御方法 | |
US5584021A (en) | Binary output signal programmer using stored start and end location and timing signal states | |
JPH0743668B2 (ja) | アクセス制御装置 | |
JP2581214B2 (ja) | 論理シミュレータ | |
JPS6327795B2 (fr) | ||
JPS6235693B2 (fr) | ||
JPH01137346A (ja) | メモリ選択切換装置 | |
JPH01283635A (ja) | バッファ制御回路 | |
JPS63263537A (ja) | 情報処理装置 | |
JPH02287732A (ja) | レジスタアドレス生成装置 | |
JPS62249228A (ja) | シフト装置 | |
JPS62209640A (ja) | 記憶装置 | |
JPH02153444A (ja) | メモリ制御回路 | |
JPH0792902A (ja) | プログラマブルコントローラ | |
JPH0252294B2 (fr) |