[go: up one dir, main page]

JPH0232666B2 - - Google Patents

Info

Publication number
JPH0232666B2
JPH0232666B2 JP56198456A JP19845681A JPH0232666B2 JP H0232666 B2 JPH0232666 B2 JP H0232666B2 JP 56198456 A JP56198456 A JP 56198456A JP 19845681 A JP19845681 A JP 19845681A JP H0232666 B2 JPH0232666 B2 JP H0232666B2
Authority
JP
Japan
Prior art keywords
data
change
signal
circuit
data value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56198456A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58101398A (ja
Inventor
Hiroyuki Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Tateisi Electronics Co filed Critical Omron Tateisi Electronics Co
Priority to JP56198456A priority Critical patent/JPS58101398A/ja
Publication of JPS58101398A publication Critical patent/JPS58101398A/ja
Publication of JPH0232666B2 publication Critical patent/JPH0232666B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Image Input (AREA)
  • Image Analysis (AREA)
JP56198456A 1981-12-11 1981-12-11 読取デ−タのメモリ格納方式 Granted JPS58101398A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56198456A JPS58101398A (ja) 1981-12-11 1981-12-11 読取デ−タのメモリ格納方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56198456A JPS58101398A (ja) 1981-12-11 1981-12-11 読取デ−タのメモリ格納方式

Publications (2)

Publication Number Publication Date
JPS58101398A JPS58101398A (ja) 1983-06-16
JPH0232666B2 true JPH0232666B2 (sv) 1990-07-23

Family

ID=16391399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56198456A Granted JPS58101398A (ja) 1981-12-11 1981-12-11 読取デ−タのメモリ格納方式

Country Status (1)

Country Link
JP (1) JPS58101398A (sv)

Also Published As

Publication number Publication date
JPS58101398A (ja) 1983-06-16

Similar Documents

Publication Publication Date Title
US5309111A (en) Apparatus for measuring skew timing errors
EP0484652B1 (en) First-in-first-out buffer
US4953034A (en) Signal regeneration processor with function of dropout correction
KR850002144A (ko) 디지탈 비데오 디고스팅 장치
JPH0232666B2 (sv)
KR970005993B1 (ko) 듀티판별회로
US6201487B1 (en) Error detecting circuit in a line length decoding system
JP2005101771A5 (sv)
US5867431A (en) Memory device and method of controlling the same
JP2687428B2 (ja) 画像メモリ装置
JPS598887B2 (ja) デイジタル記録装置における符号誤り補償回路装置
US20020004881A1 (en) Data transfer apparatus and data transfer method
JP3443630B2 (ja) ビット保護回路
JP3626584B2 (ja) バッファメモリー占有量検出回路
JP2644112B2 (ja) Ｆｉｆｏ試験診断回路
JPH076306A (ja) データ書き込み補償回路
US4743982A (en) Digital data separator
JP3123134B2 (ja) 画像縮小装置
RU1789993C (ru) Устройство дл редактировани элементов таблиц
JP2834881B2 (ja) データ判定装置
SU670958A2 (ru) Устройство дл обработки телеизмерительной информации
JPH0227647Y2 (sv)
SU1524093A1 (ru) Буферное запоминающее устройство
US6115437A (en) Synchronizing circuit
SU1183975A1 (ru) Устройство дл сопр жени разноскоростных вычислительных устройств