JPH02297993A - Manufacture of film circuit device - Google Patents
Manufacture of film circuit deviceInfo
- Publication number
- JPH02297993A JPH02297993A JP11369090A JP11369090A JPH02297993A JP H02297993 A JPH02297993 A JP H02297993A JP 11369090 A JP11369090 A JP 11369090A JP 11369090 A JP11369090 A JP 11369090A JP H02297993 A JPH02297993 A JP H02297993A
- Authority
- JP
- Japan
- Prior art keywords
- film resistor
- thick film
- crack detection
- circuit board
- crack
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
Landscapes
- Investigating Or Analyzing Materials By The Use Of Electric Means (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野コ
本発明は分割することによって得た単位回路基板のクラ
ックを容易に検出することが可能な膜回路装置の製造方
法に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to a method for manufacturing a membrane circuit device that allows easy detection of cracks in a unit circuit board obtained by dividing the circuit board.
[従来の技術及び発明が解決しようとする課題]ハイブ
リッドIC用の回路基板として、セラミック基板、絶縁
形金属基板、はうろう基板等が用いられている。これら
の基板はハイブリッドIC完成までに種々の熱的及び機
械的ストレスを受ける。ストレスが加わるおもな工程と
しては、導体及び抵抗の印刷工程、部品搭載工程、複数
個のICのための大きな基板を個々の基板に分割する工
程、樹脂モールド等による対土工程等がある。このため
、はなはだしい場合には基板にクラックを生じ膜回路の
特性変動を招く。またまれではあるが回路の一部がオー
ブン状態となることもあった。[Prior Art and Problems to be Solved by the Invention] Ceramic substrates, insulated metal substrates, crawler substrates, and the like are used as circuit boards for hybrid ICs. These substrates are subjected to various thermal and mechanical stresses until the hybrid IC is completed. The main processes that apply stress include the process of printing conductors and resistors, the process of mounting components, the process of dividing a large board for multiple ICs into individual boards, and the process of attaching to soil using resin molding and the like. Therefore, in extreme cases, cracks may occur in the substrate, leading to variations in the characteristics of the film circuit. Although it was rare, there were times when a part of the circuit would go into an oven state.
最近では小型化及び軽量化のためや放熱バスを短くする
ために基板を薄くする傾向にあり、クラックが入りやす
くなった。こうしたクラックの発生は、基板の構造設計
上の配慮により減少させることはできるが、皆無にする
ことはできない。また、クラックは一見しただけでは識
別できない程小さく、顕微鏡による目視検査でも完全に
検出することは困難である。回路オープンを招くような
極端な場合は回路の電気的特性をチェックすればクラッ
クの存在を検出することができるが、クラックが微小で
ある場合やその発生位置が膜回路の形成されていない所
である場合は、電気的特性からクラックの存在を検出す
ることは難しい。従って、こうした検査では異常が認め
られなくても、長期間に渡ってハイブリッドICを使用
しているうちに、電気のオン・オフによって加わる熱ス
トレス等によってクラックが次第に成長し、ハイブリッ
ドICの特性変動となって現われることがあった。この
ため、信頼性の上で危険を持った製品が出荷される可能
性があった。In recent years, there has been a trend to make substrates thinner in order to make them smaller and lighter, and to shorten heat dissipation buses, making them more likely to crack. Although the occurrence of such cracks can be reduced by considering the structural design of the substrate, it cannot be completely eliminated. Moreover, cracks are so small that they cannot be identified at first glance, and it is difficult to completely detect them even by visual inspection using a microscope. In extreme cases that lead to open circuits, the presence of cracks can be detected by checking the electrical characteristics of the circuit, but if the cracks are minute or the location where they occur is in a place where no membrane circuit is formed. In some cases, it is difficult to detect the presence of cracks from electrical characteristics. Therefore, even if no abnormality is found in these tests, as the hybrid IC is used for a long period of time, cracks will gradually grow due to heat stress applied by turning the electricity on and off, and the characteristics of the hybrid IC will change. Sometimes it appeared. Therefore, there was a possibility that a product with a reliability risk might be shipped.
そこで、本発明の目的は上述のようなりラックの検出を
容易且つ確実に行うことが可能な膜回路装置の製造方法
を提供することにある。SUMMARY OF THE INVENTION Therefore, an object of the present invention is to provide a method for manufacturing a membrane circuit device that allows rack detection to be performed easily and reliably as described above.
[課題を解決するための手段]
上記目的を達成するための本発明は、分割予定領域によ
って区画された複数の領域に膜回路及びクラック検出用
膜抵抗が夫々形成されている回路基板を用意する工程と
、前記回路基板を前記分割予定領域で分割して複数の単
位回路基板を得る工程と、前記単位回路基板に含まれて
いる前記クラック検出用膜抵抗の抵抗値を測定してクラ
ックの発生状態を判断する工程とを有することを特徴と
する膜回路装置の製造方法に係わるものである。[Means for Solving the Problems] In order to achieve the above object, the present invention provides a circuit board in which a film circuit and a film resistor for crack detection are respectively formed in a plurality of regions divided by regions to be divided. a step of dividing the circuit board in the planned dividing area to obtain a plurality of unit circuit boards; and measuring the resistance value of the crack detection film resistor included in the unit circuit board to detect the occurrence of cracks. The present invention relates to a method for manufacturing a membrane circuit device, characterized by comprising a step of determining a state.
[発明の作用効果コ
上記発明によれば、単位回路基板に形成されたクラック
検出用膜抵抗の抵抗値が、このクラック検出用膜抵抗が
形成されている領域に生じたクラックに基づいて変化す
る。従って、基板回路を分割する後のクラック検出用膜
抵抗の抵抗値を比較することによって基板分割後に形成
されたクラックを容易且つ確実に検出することが出来、
信頼性の高い回路装置を提供することが出来る。[Operations and Effects of the Invention] According to the above invention, the resistance value of the crack detection film resistor formed on the unit circuit board changes based on the crack that occurs in the area where the crack detection film resistor is formed. . Therefore, by comparing the resistance values of the film resistors for crack detection after the board circuit is divided, cracks formed after the board is divided can be easily and reliably detected.
A highly reliable circuit device can be provided.
[実施例]
第1図〜第3図は本発明の実施例に係わる基板上に厚膜
回路を備えた装置即ちハイブリッドICの製造方法を示
すものである。この実施例では、第1図に示す、分割線
(分割予定線又は予定領域)(1)で区画された12個
の単位アルミナ磁器基板(2)を含む集合基板(回路基
板)(3)を用意し、各単位基板(2)に第3図に示す
回路を形成する。[Embodiment] FIGS. 1 to 3 show a method of manufacturing a device having a thick film circuit on a substrate, that is, a hybrid IC, according to an embodiment of the present invention. In this example, a collective board (circuit board) (3) including 12 unit alumina porcelain boards (2) divided by dividing lines (planned dividing lines or planned areas) (1) shown in FIG. 1 is used. A circuit shown in FIG. 3 is formed on each unit substrate (2).
第3図の単位回路基板(2)の一方の絶縁性主面(4)
上には、公知の方法で、銀−パラジウム系厚膜導体(5
)と、酸化ルテニウム系厚膜抵抗(6)と、厚膜導体(
5)にフェイスダウンボンディングされ且つシリコンラ
バーで被覆保護されたミニモールドトランジスタ(7)
とが設けられ、且つ14個の電極パッド即ち端子(a)
〜(n)が設けられている他に、本発明に従って、端子
aとbとの間に斜線を付して説明的に示すクラック検出
用厚膜抵抗(8)が設けられている。One insulating main surface (4) of the unit circuit board (2) in Figure 3
A silver-palladium thick film conductor (5
), a ruthenium oxide thick film resistor (6), and a thick film conductor (
Mini mold transistor (7) face-down bonded to 5) and protected by silicone rubber coating.
and 14 electrode pads or terminals (a)
. . . -(n), according to the invention, a crack detection thick film resistor (8) is provided between the terminals a and b, which is illustrated with diagonal lines.
このクラック検出用厚膜抵抗(8)は、酸化ルテニウム
系厚膜抵抗であり、単位回路基板(2)の主面(4)の
4方向の外周端縁に沿う部分(8a)(8b)(8c)
(8d)を有して略環状に配置されている。即ち、第1
図から明らかな如く少なくとも分割線(1)に隣接する
ようにクラック検出用厚膜抵抗(8)が設けられている
。This crack detection thick film resistor (8) is a ruthenium oxide thick film resistor, and is located along the outer peripheral edge in four directions of the main surface (4) of the unit circuit board (2) (8a), (8b) ( 8c)
(8d) and are arranged in a substantially annular shape. That is, the first
As is clear from the figure, a thick film resistor (8) for crack detection is provided at least adjacent to the dividing line (1).
クラックは最初に単位回路基板(2)の端縁に発生し、
それが単位回路基板(2)の内部に成長するという過程
をとる。従って、クラック検出用厚膜抵抗(8)は少な
くともクラックの発生しやすい部分に於いては、単位回
路基板(2)の端縁からクラック検出用厚膜抵抗(8)
までの距離を11以下、より好ましくは0.5mm以下
とする必要がある。このため、本実施例ではクラック検
出用厚膜抵抗(8)と単位回路基板(2)の主面(4)
の端縁との間隔は、単位回路基板(2)の長辺に沿う部
分で約0.4Il111とされている。Cracks first occur at the edges of the unit circuit board (2),
It takes the process of growing inside the unit circuit board (2). Therefore, at least in the areas where cracks are likely to occur, the thick film resistor (8) for crack detection is inserted from the edge of the unit circuit board (2).
It is necessary to set the distance to 11 or less, more preferably 0.5 mm or less. Therefore, in this embodiment, the thick film resistor (8) for crack detection and the main surface (4) of the unit circuit board (2)
The distance from the edge of the unit circuit board (2) is about 0.4Il111 along the long side of the unit circuit board (2).
クラック検出用厚膜抵抗(8)を膜導体(シート抵抗1
Ω/□以下)に置換えたのでは、膜導体が膜抵抗に比べ
て導電性を向上するため金属を多く含有しており、膜抵
抗で形成した場合に比べて、粘性が大きくなる。このた
め、単位回路基板(2)のクラックに基づいて亀裂や破
断が生じ難くクラック検出感度が悪くて実用に供し得な
い。従って、クラック検出用厚膜抵抗(8)はシート抵
抗値が少なくとも50Ω/□以上の厚膜抵抗で形成する
のが望ましく、実用上は1にΩ/□〜50にΩ/□であ
るのが望ましい。このため、本実施例ではクラック検出
用厚膜抵抗(8)のシート抵抗値が約5にΩ/□とされ
ている。なお、クラック検出用厚膜抵抗(8)のシート
抵抗が小さくてもクラックの検出感度(抵抗変化率)は
同じである。しかしながら、シート抵抗が小さいとクラ
ック検出用厚膜抵抗(8)の増加分、即ち絶対値が小さ
くなり、抵抗測定装置に高感度のもの(小さいレンジで
のflll+定感度が良いもの)が必要となる。 第1
図の各単位回路基板(2)に第3図に示す回路を夫々設
けた後に、分割線(1)で切断し、独立の単位回路基板
(2)とする。この切断工程に於いて単位回路基板(2
)の周辺にクラックがもし生じれば、このクラックは後
の測定で検出される。Thick film resistor (8) for crack detection is connected to film conductor (sheet resistor 1
Ω/□ or less), the film conductor contains a large amount of metal to improve conductivity compared to the film resistor, and the viscosity becomes higher than when the film conductor is formed of a film resistor. For this reason, cracks and breaks are difficult to occur due to cracks in the unit circuit board (2), and crack detection sensitivity is poor, making it impossible to put it to practical use. Therefore, it is desirable that the thick film resistor (8) for crack detection be formed of a thick film resistor with a sheet resistance value of at least 50 Ω/□, and in practical terms, it is preferable to form the thick film resistor (8) with a sheet resistance value of at least 50 Ω/□ to 50 Ω/□. desirable. Therefore, in this embodiment, the sheet resistance value of the thick film resistor (8) for crack detection is set to approximately 5Ω/□. Note that even if the sheet resistance of the thick film resistor (8) for crack detection is small, the crack detection sensitivity (resistance change rate) is the same. However, if the sheet resistance is small, the increase in the thick film resistor (8) for crack detection, that is, the absolute value, will be small, and a highly sensitive resistance measuring device (one with good full + constant sensitivity in a small range) will be required. Become. 1st
After each unit circuit board (2) shown in the figure is provided with the circuit shown in FIG. 3, it is cut along the dividing line (1) to form an independent unit circuit board (2). In this cutting process, unit circuit boards (2
), this crack will be detected in subsequent measurements.
分断された単位回路基板(2)の各端子(a)〜(n)
に第2図に示す如くリード部材(9)を接続し、エポキ
シ樹脂(10)でモールドし、ハイブリッドICを完成
させる。Each terminal (a) to (n) of the divided unit circuit board (2)
A lead member (9) is connected to the lead member (9) as shown in FIG. 2, and the hybrid IC is completed by molding with epoxy resin (10).
第2図に示す素子を完成させる迄の種々の工程及び完成
後の熱スI・レス等で発生するクラックを検出するため
に、第3図の端子a(第1の端部)とb(第2の端部)
との間の抵抗値を1111定する。In order to detect cracks that occur during various steps until the device shown in FIG. second end)
The resistance value between is set as 1111.
もし、クラック検出用厚膜抵抗(8)に達するようにク
ラックが単位回路基板(2)の端縁近傍に生じていれば
、抵抗値が設定値(分割前のクラック検出用厚膜抵抗(
8)の抵抗値)より数10%以上大きくなる。従って、
クラックを容易且つ確実に検出することが出来る。If a crack occurs near the edge of the unit circuit board (2) so as to reach the crack detection thick film resistor (8), the resistance value will be set to the set value (the crack detection thick film resistor before division).
The resistance value of 8) is several tens of percent higher than the resistance value of 8). Therefore,
Cracks can be detected easily and reliably.
クラック検出用厚膜抵抗(8)は、本来の回路部分を囲
むように設けられているので、最もクラックの影響を受
ける。従って、回路部分が不良になるようなりラックは
勿論のこと、不良に至らないようなりラックまでもクラ
ック検出用厚膜抵抗(8)で検出することが出来る。従
来は回路部分の特性のみによって良否を判定していたの
で、当面問題にならないようなりラックが発生している
ものは、良品として使用された。しかし、将来クラック
が成長し、回路装置が不良になる恐れがある。本実施例
によれば、回路部分に至らないクラックも検出すること
が出来るので、信頼性の高い回路装置を提供することが
出来る。Since the crack detection thick film resistor (8) is provided so as to surround the original circuit portion, it is most affected by cracks. Therefore, the thick film resistor (8) for detecting cracks can be used to detect not only racks whose circuit parts become defective but also racks which do not become defective. In the past, pass/fail was determined only by the characteristics of the circuit part, so products with racks that were not an immediate problem were used as non-defective products. However, there is a risk that cracks will grow in the future and the circuit device will become defective. According to this embodiment, since it is possible to detect cracks that do not reach the circuit portion, it is possible to provide a highly reliable circuit device.
次に本発明の別の実施例を示す第4図及び第5図につい
て述べる。但し、第3図と共通する部分には同一の符号
を付してその説明を省略する。Next, FIGS. 4 and 5 showing another embodiment of the present invention will be described. However, parts common to those in FIG. 3 are given the same reference numerals and their explanations will be omitted.
第4図に示す回路装置では、単位回路基板(2)の全部
の端縁に沿うようにクラック検出用厚膜抵抗(8)が設
けられている。このように構成しても端子(a)と(0
)との間の抵抗値により、クラックを検出することが出
来る。In the circuit device shown in FIG. 4, thick film resistors (8) for crack detection are provided along all edges of the unit circuit board (2). Even with this configuration, terminals (a) and (0
) Cracks can be detected by the resistance value between them.
第5図に示す回路装置では、単位7回路基板(2)の端
子(a)〜(0)が配列されている側の端縁にはクラッ
ク検出用厚膜抵抗(8)が設けられていない。しかし、
残りの三方向にはクラック検出用厚膜抵抗(8)が設け
られているので、第3図及び第4図の装置と実質的に同
一の作用効果が得られる。In the circuit device shown in FIG. 5, the thick film resistor (8) for crack detection is not provided at the edge of the unit 7 circuit board (2) on the side where the terminals (a) to (0) are arranged. . but,
Since thick film resistors (8) for detecting cracks are provided in the remaining three directions, substantially the same effects as those of the devices shown in FIGS. 3 and 4 can be obtained.
[変形例]
本発明は上述の実施例に限定されるものでなく、例えば
次の変形例が可能なものである。[Modifications] The present invention is not limited to the above-described embodiments, and, for example, the following modifications are possible.
(A) 実施例の単位回路基板(2)は貫通孔又は切
欠部等を有していないが、これ等を有する場合にはこの
近傍にもクラックが発生しやすいので、この近傍にもク
ラック検出用厚膜抵抗(8)を設けることが望ましい。(A) The unit circuit board (2) of the example does not have through-holes or notches, but if it does have these, cracks are likely to occur in the vicinity, so cracks should also be detected in the vicinity. It is desirable to provide a thick film resistor (8).
従って、本願での絶縁性主面の端縁には、外周端縁のみ
ならず、内周端縁又は切欠部の端縁等も含まれる。Therefore, the edge of the insulating main surface in the present application includes not only the outer circumferential edge but also the inner circumferential edge, the edge of the notch, and the like.
(B) 単位回路基板(2)の面積を節約するために
、クラック検出用厚膜抵抗(8)を環状に設けずに、ク
ラックが発生しゃすい端縁にしぼって形成してもよい。(B) In order to save the area of the unit circuit board (2), the thick film resistor (8) for crack detection may not be provided in an annular shape, but may be formed only at the edge where cracks are likely to occur.
例えば、縦横比の大きい長方形の基板では、長辺に沿っ
てクラックが発生しやすいし、一方の長辺にクラックが
発生するときは他方の長辺にもクラックが発生しやすい
ことから、膜回路の主要部に近い側の一方の長辺のみに
クラック検出用厚膜抵抗(8)を設けてもよい。For example, in a rectangular substrate with a large aspect ratio, cracks are likely to occur along the long sides, and when a crack occurs on one long side, cracks are likely to occur on the other long side as well. The thick-film resistor (8) for crack detection may be provided only on one long side near the main part.
(C) クラック検出用厚膜抵抗(8)を回路素子又
はその他の目的に兼用してもよい。(C) The thick film resistor (8) for crack detection may also be used as a circuit element or for other purposes.
(D) 磁器基板(2)の代りに金属基板の上に膜状
絶縁層を設けたものを使用する場合にも適用可能である
。(D) It is also applicable when using a metal substrate with a film-like insulating layer provided on it instead of the ceramic substrate (2).
(E) 樹脂(10)でモールドする前にクラックを
検出してもい。(E) Cracks may be detected before molding with resin (10).
第1図は本発明の実施例に係わる回路基板の集合体を示
す平面図、第2図は完成したノーイブリッドICの一部
を示す斜視図、第3図はノーイブリッドICのモールド
前の状態を示す平面図、第4図及び第5図は本発明の別
の実施例のハイブリッドICを夫々示す平面図である。
(1)・・・分割線、(2)・・・磁器基板、(3)・
・・集合基板、(4)・・・絶縁性主面、(5)・・・
厚膜導体、(6)・・・厚膜抵抗、(7)・・・トラン
ジスタ、(8)・・・クラック検出用厚膜抵抗、(9)
・・・リード部材、(10)・・・エポキシ樹脂。Fig. 1 is a plan view showing an assembly of circuit boards according to an embodiment of the present invention, Fig. 2 is a perspective view showing a part of a completed no-ibrid IC, and Fig. 3 is a state of the no-ibrid IC before molding. FIGS. 4 and 5 are plan views showing hybrid ICs according to other embodiments of the present invention, respectively. (1)...Parting line, (2)...Porcelain substrate, (3)...
... Collective board, (4) ... Insulating main surface, (5) ...
Thick film conductor, (6) Thick film resistor, (7) Transistor, (8) Thick film resistor for crack detection, (9)
... Lead member, (10) ... Epoxy resin.
Claims (5)
回路及びクラック検出用膜抵抗が夫々形成されている回
路基板を用意する工程と、前記回路基板を前記分割予定
領域で分割して複数の単位回路基板を得る工程と、 前記単位回路基板に含まれている前記クラック検出用膜
抵抗の抵抗値を測定してクラックの発生状態を判断する
工程と を有することを特徴とする膜回路装置の製造方法。(1) A step of preparing a circuit board in which a film circuit and a film resistor for crack detection are respectively formed in a plurality of regions partitioned by the planned division regions, and dividing the circuit board by the planned division regions to create a plurality of A film circuit device comprising the steps of: obtaining a unit circuit board; and determining a crack occurrence state by measuring the resistance value of the crack detection film resistor included in the unit circuit board. Production method.
沿って形成され且つ前記クラック検出用抵抗と前記分割
予定領域との距離が1mm以内であることを特徴とする
特許請求の範囲第1項記載の膜回路装置の製造方法。(2) The film resistor for crack detection is formed along the region to be divided, and the distance between the resistor for crack detection and the region to be divided is within 1 mm. A method for manufacturing the membrane circuit device described above.
ート抵抗値を有するものであることを特徴とする特許請
求の範囲第1項又は第2項記載の膜回路装置の製造方法
。(3) The method for manufacturing a membrane circuit device according to claim 1 or 2, wherein the crack detection membrane resistor has a sheet resistance value of 50Ω/□ or more.
に配置されていることを特徴とする特許請求の範囲第1
項又は第2項又は第3項記載の膜回路装置の製造方法。(4) Claim 1, characterized in that the crack detection resistor is arranged so as to surround the membrane circuit.
A method for manufacturing a membrane circuit device according to item 1 or 2 or 3.
記クラック検出用膜抵抗が前記長方形の長手方向に沿っ
て配置されていることを特徴とする特許請求の範囲第1
項又は第2項又は第3項又は第4項記載の膜回路装置の
製造方法。(5) The unit circuit board is a planar rectangular board, and the crack detection film resistor is arranged along the longitudinal direction of the rectangle.
A method for manufacturing a membrane circuit device according to item 1 or 2 or 3 or 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11369090A JPH02297993A (en) | 1990-04-27 | 1990-04-27 | Manufacture of film circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11369090A JPH02297993A (en) | 1990-04-27 | 1990-04-27 | Manufacture of film circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02297993A true JPH02297993A (en) | 1990-12-10 |
JPH0338757B2 JPH0338757B2 (en) | 1991-06-11 |
Family
ID=14618718
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11369090A Granted JPH02297993A (en) | 1990-04-27 | 1990-04-27 | Manufacture of film circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02297993A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010065503A3 (en) * | 2008-12-01 | 2010-08-12 | University Of Massachusetts Lowell | Conductive formulations for use in electrical, electronic and rf applications |
US9038483B2 (en) | 2009-09-08 | 2015-05-26 | University Of Massachusetts | Wireless passive radio-frequency strain and displacement sensors |
-
1990
- 1990-04-27 JP JP11369090A patent/JPH02297993A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010065503A3 (en) * | 2008-12-01 | 2010-08-12 | University Of Massachusetts Lowell | Conductive formulations for use in electrical, electronic and rf applications |
US8999431B2 (en) | 2008-12-01 | 2015-04-07 | University Of Massachusetts Lowell | Conductive formulations for use in electrical, electronic and RF applications |
US9038483B2 (en) | 2009-09-08 | 2015-05-26 | University Of Massachusetts | Wireless passive radio-frequency strain and displacement sensors |
Also Published As
Publication number | Publication date |
---|---|
JPH0338757B2 (en) | 1991-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7271014B2 (en) | Fabrication method of semiconductor integrated circuit device including inspecting using probe card | |
EP0374466A1 (en) | In-line process monitors for thin film wiring | |
JP2008028274A (en) | Manufacturing method for semiconductor device | |
JPH04199651A (en) | Semiconductor device and its manufacturing method | |
JPH02297993A (en) | Manufacture of film circuit device | |
US11209460B2 (en) | Electrical connection device with a short-circuit wiring pattern that reduces connection wirings | |
US20030137030A1 (en) | Die assembly and method for forming a die on a wafer | |
US6340604B1 (en) | Contactor and semiconductor device inspecting method | |
JP2657315B2 (en) | Probe card | |
JP3093216B2 (en) | Semiconductor device and inspection method thereof | |
JP2558825B2 (en) | Probe device | |
JPS618939A (en) | Semiconductor device | |
RU2035131C1 (en) | Probe head | |
JP2884780B2 (en) | TAB type semiconductor device | |
JPH04109649A (en) | Managing method for quality of hybrid ic | |
JPS6143441A (en) | Testing process of semiconductor device | |
JPS61253847A (en) | Highly reliable semiconductor device | |
JPS631097A (en) | Electronic parts mounting board | |
CN100470802C (en) | integrated circuit | |
JPH0545398A (en) | Circuit board test method | |
JPH10270521A (en) | Monitoring pattern and monitoring method for resistance value of connecting hole in semiconductor device | |
JPH02284439A (en) | Semiconductor device and inspection thereof | |
JPS62193137A (en) | Manufacturing method of semiconductor device | |
JPH02296348A (en) | Semiconductor device | |
JPH0572748B2 (en) |