[go: up one dir, main page]

JPH01260844A - Plating of lead frame for semiconductor device - Google Patents

Plating of lead frame for semiconductor device

Info

Publication number
JPH01260844A
JPH01260844A JP8990888A JP8990888A JPH01260844A JP H01260844 A JPH01260844 A JP H01260844A JP 8990888 A JP8990888 A JP 8990888A JP 8990888 A JP8990888 A JP 8990888A JP H01260844 A JPH01260844 A JP H01260844A
Authority
JP
Japan
Prior art keywords
metal
plated film
plating
plated
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8990888A
Other languages
Japanese (ja)
Inventor
Tomoichi Oku
倶一 奥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP8990888A priority Critical patent/JPH01260844A/en
Publication of JPH01260844A publication Critical patent/JPH01260844A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electroplating Methods And Accessories (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To form a plated film characterized by a low cost, less dispersion in thickness and uniform plated crystal, by forming a first plated film comprising a first metal on the entire surface of a lead frame, removing a specified part of said plated film, and forming a second plated film comprising a second metal at the removed part. CONSTITUTION:For example, tin is plated as a first metal on the entire surface of a lead frame for a resin sealed type semiconductor device, and a tin plated film 2 having a thickness of 8-10mum is formed. Then, a part other than an element mounting region 3 and a wire bonding region 4 is masked by using a jig. The tin plated film 2 that is the first metal is separated by using the solution of nitric acid. The surface is washed with water. Then a jig having the same configuration and size as those of the mask jig that is used for the separation and washing with water for the tin plated film 2 is used. For example, silver is plated as a second metal on the element mounting region 3 and the wire bonding region 4, and a silver plated film 5 having a thickness of 6-8mum is formed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置用リードフレームのめつき方法に関
する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for plating lead frames for semiconductor devices.

〔従来の技術〕[Conventional technology]

従来、この種のリードフレームのめつき方法は、第1の
金属をめっきする際、第2の金属をめっきする領域を治
具やマスキング剤又はテープ等でマスキングを行なった
のち第1の金属のめっきを施し、しかる後に治具やマス
キング剤又はテープ等を剥離、除去する。その後、第1
の金属をめっきした領域を治具やマスキング剤又はテー
プ等でマスキングを行ったのち、その他の領域に第2の
金属めっきを施し、治具やマスキング剤又はテープを剥
離・除去するという方法が一般に用いられていた。
Conventionally, in the plating method for this type of lead frame, when plating the first metal, the area to be plated with the second metal is masked with a jig, masking agent, tape, etc. Plating is applied, and then the jig, masking agent, tape, etc. are peeled off and removed. Then the first
The general method is to mask the metal-plated area with a jig, masking agent, tape, etc., apply a second metal plating to the other areas, and then peel off and remove the jig, masking agent, or tape. It was used.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の半導体装置用リードフレームのめき方法
は、マスキング剤又はテープ等でマスキングする事によ
り、マスキング剤の塗布、硬化やテープ貼り等に多大な
工数を要すると共に、マスキング精度が悪いという欠点
がある。マスキング治具で実施した場合は治具内でめっ
き液の滞留や電流分布の不均一から、特に第1の金属か
らなるめっき膜の厚さのばらつきやめっき膜の結晶異常
によって、半導体装置を形成した際、半田付性不良の原
因となり、半導体装置の信頼性を損なうこととなる等の
欠点を有している。
The conventional method for plating lead frames for semiconductor devices described above requires a large amount of man-hours for applying and curing the masking agent, pasting the tape, etc. by masking with a masking agent or tape, and has the disadvantage that the masking accuracy is poor. be. When carried out using a masking jig, semiconductor devices may be formed due to retention of plating solution in the jig, uneven current distribution, and especially variations in the thickness of the plating film made of the first metal and crystal abnormalities in the plating film. When this happens, it has drawbacks such as causing poor solderability and impairing the reliability of the semiconductor device.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体装置用リードフレームのめっき方法は、
リードフレームの全面に第1の金属からなる第1のめっ
き膜を形成する工程と、前記第1のめっき膜の所定部分
を除去する工程と、前記第1のめっき膜が除去された部
分に第2の金属からなる第2のめっき膜を形成する工程
とを含んで構成される。
The method for plating lead frames for semiconductor devices of the present invention includes:
A step of forming a first plating film made of a first metal on the entire surface of the lead frame, a step of removing a predetermined portion of the first plating film, and a step of forming a first plating film on the portion where the first plating film was removed. and forming a second plating film made of two metals.

〔実施例〕〔Example〕

次に本発明について図面を用いて説明する。 Next, the present invention will be explained using the drawings.

第1図(a)〜(C)は本発明の一実施例を説明するた
めの工程順に示したリードフレームの断面図である。
FIGS. 1A to 1C are cross-sectional views of a lead frame shown in the order of steps for explaining an embodiment of the present invention.

まず第1図(a)に示すように、樹脂封止型半導体装置
用のリードフレーム1の全面に第1の金属として錫をめ
っきし、厚さ8〜10μmの錫めっき膜2を形成する。
First, as shown in FIG. 1(a), the entire surface of a lead frame 1 for a resin-sealed semiconductor device is plated with tin as a first metal to form a tin plating film 2 having a thickness of 8 to 10 μm.

次に第1図(b)に示すように、素子搭載領域3とワイ
ヤーボンディング領域4以外を治具を使用してマスクし
、硝酸溶液(15〜20%)を用いて第1の金属である
錫めっき膜2を剥離し水洗浄を行う。
Next, as shown in FIG. 1(b), areas other than the element mounting area 3 and the wire bonding area 4 are masked using a jig, and the first metal is masked using a nitric acid solution (15 to 20%). The tin plating film 2 is peeled off and washed with water.

次に第1図(C)に示すように、錫めっき膜2を剥離、
水洗浄したマスク治具と同じ形状・寸法の治具を使用し
て、素子搭載領域3とワイヤーボンディング領域4に第
2の金属として銀をめっきを施し、厚さ6〜8μmの銀
めっき膜5を形成する。
Next, as shown in FIG. 1(C), the tin plating film 2 is peeled off,
Using a jig with the same shape and dimensions as the water-washed mask jig, the element mounting area 3 and wire bonding area 4 are plated with silver as a second metal, resulting in a silver plating film 5 with a thickness of 6 to 8 μm. form.

このように本実施例によれば、最初に全面に第1の金属
からなるめっき膜をマスクの為の治具を用いないで形成
するため、′結晶異常がなく、しかも厚さの均一なめっ
き膜を形成することができる。
As described above, according to this embodiment, since a plating film made of the first metal is first formed on the entire surface without using a jig for a mask, the plating film is free from crystal abnormalities and has a uniform thickness. A film can be formed.

尚、上記実施例においては第1の金属として錫を、第2
の金属として銀を用いた場合について説明したが、これ
に限定されるものではなく、第1の金属として錫・鉛合
金、第2の金属として金等を用いることができる。
In the above embodiment, tin is used as the first metal, and tin is used as the second metal.
Although the case where silver is used as the metal has been described, the invention is not limited to this, and a tin-lead alloy can be used as the first metal, gold, etc. can be used as the second metal.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、半導体装置用リードフレ
ーム全面に第1の金属をめっきし、次に第2の金属をめ
っきすべき素子搭載領域及びワイヤーボンディング領域
の第1の金属からなるめっき膜を化学的に剥離した後、
水洗浄を行ない、素子搭載領域及びワイヤーポンデイグ
領域に第2の金属をめっき加工することによって、安価
でめっき厚のばらつきが少なく、且つめっき結晶が均一
なめっき膜を有する半導体装置用リードフレームが容易
に得られる効果がある。
As explained above, the present invention involves plating the entire surface of a lead frame for a semiconductor device with a first metal, and then plating a plating film made of the first metal in an element mounting area and a wire bonding area where a second metal is to be plated. After chemically exfoliating the
By performing water cleaning and plating the element mounting area and wire bonding area with a second metal, a lead frame for semiconductor devices can be produced that is inexpensive, has little variation in plating thickness, and has a plating film with uniform plating crystals. There are effects that can be easily obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a)〜(c)は本発明の一実施例を説明するた
めのリードフレームの断面図である。 1・・・リードフレーム、2・・・錫めっき膜、3・・
・素子搭載領域、4・・・ワイヤボンディング領域、5
・・・銀めき膜。
FIGS. 1(a) to 1(c) are sectional views of a lead frame for explaining one embodiment of the present invention. 1...Lead frame, 2...Tin plating film, 3...
・Element mounting area, 4...Wire bonding area, 5
...Silver-plated film.

Claims (1)

【特許請求の範囲】[Claims]  リードフレームの全面に第1の金属からなる第1のめ
っき膜を形成する工程と、前記第1のめっき膜の所定部
分を除去する工程と、前記第1のめっき膜が除去された
部分に第2の金属からなる第2のめっき膜を形成する工
程とを含むことを特徴とする半導体装置用リードフレー
ムのめっき方法。
A step of forming a first plating film made of a first metal on the entire surface of the lead frame, a step of removing a predetermined portion of the first plating film, and a step of forming a first plating film on the portion where the first plating film was removed. 1. A method for plating a lead frame for a semiconductor device, the method comprising the step of forming a second plating film made of a second metal.
JP8990888A 1988-04-11 1988-04-11 Plating of lead frame for semiconductor device Pending JPH01260844A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8990888A JPH01260844A (en) 1988-04-11 1988-04-11 Plating of lead frame for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8990888A JPH01260844A (en) 1988-04-11 1988-04-11 Plating of lead frame for semiconductor device

Publications (1)

Publication Number Publication Date
JPH01260844A true JPH01260844A (en) 1989-10-18

Family

ID=13983818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8990888A Pending JPH01260844A (en) 1988-04-11 1988-04-11 Plating of lead frame for semiconductor device

Country Status (1)

Country Link
JP (1) JPH01260844A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6210548B1 (en) 1998-03-26 2001-04-03 Sumitomo Metal Mining Co., Ltd. Apparatus for partially removing plating films of leadframe

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6210548B1 (en) 1998-03-26 2001-04-03 Sumitomo Metal Mining Co., Ltd. Apparatus for partially removing plating films of leadframe

Similar Documents

Publication Publication Date Title
JPS6396947A (en) Lead frame semiconductor device
JPH01260844A (en) Plating of lead frame for semiconductor device
JPH06291232A (en) Lead frame and manufacture thereof
US6635407B1 (en) Two pass process for producing a fine pitch lead frame by etching
JP3569642B2 (en) Semiconductor device carrier substrate, method of manufacturing the same, and method of manufacturing a semiconductor device
JPS634945B2 (en)
JPS62287657A (en) Semiconductor device
JPH02301144A (en) Method of peeling outer sealing resin
JPH11186467A (en) Semiconductor device, lead frame used at manufacturing the device, and manufacture of lead frame
JP3230318B2 (en) Lead frame for semiconductor device
JPH0793329B2 (en) How to fix semiconductor pellets
JPS61156845A (en) Lead frame for resin-sealed semiconductor device
JPH0864743A (en) Lead frame and manufacture of semiconductor device using the lead frame
JPS6148953A (en) Manufacture of resin-sealed semiconductor device
JPS60154650A (en) Lead frame for semiconductor device
JP3195080B2 (en) Lead frame manufacturing method
JPH11135546A (en) Resin sealed semiconductor device and its manufacture
JPS63202944A (en) Lead frame
JPS62260348A (en) Assembly method for semiconductor device
JPH0432243A (en) Manufacture of semiconductor element
JPS62149160A (en) Manufacturing method of semiconductor device
JP2001156233A (en) Manufacturing method of semiconductor device
JPS63120450A (en) Manufacture of semiconductor device and lead frame used therefor
JPH06163789A (en) Semiconductor device
JPH07161907A (en) Method of manufacturing semiconductor structure, semiconductor structure, semiconductor lead frame, and semiconductor device