JPH01191234A - Communication system between virtual computers - Google Patents
Communication system between virtual computersInfo
- Publication number
- JPH01191234A JPH01191234A JP63015620A JP1562088A JPH01191234A JP H01191234 A JPH01191234 A JP H01191234A JP 63015620 A JP63015620 A JP 63015620A JP 1562088 A JP1562088 A JP 1562088A JP H01191234 A JPH01191234 A JP H01191234A
- Authority
- JP
- Japan
- Prior art keywords
- data
- virtual
- interrupt
- buffer means
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【発明の詳細な説明】
C概要〕
仮想計算機間でデータを転送する仮想計算機関通信方式
に関し、
仮想計算機のO8間の通信を低価格に、かつ効率よ(実
現する仮想計算機関通信方式を提供することを目的とし
、
実計算機上に設けられた複数の仮想計算機間のデータ送
受信において、該仮想計算機間で送受信されるデータを
記憶するバッファ手段と、送信側板想計算機からのデー
タ宛先アドレスを含む指令に基いて該送信側板想計算機
からデータを読出して前記バッファ手段に格納する転送
手段と、該転送手段によって所要量のデータが前記バッ
ファ手段に格納されたとき、前記データ宛先アドレスに
よって指定される受信側板想計算機に割込みを発生する
割込手段とを設け、該受信側板想計算機は該割込みに基
いて前記バッファ手段からデータを読取るように構成す
る。[Detailed Description of the Invention] C Summary] The present invention relates to a virtual computing machine communication method for transferring data between virtual machines, and provides a virtual computing machine communication method that realizes communication between O8s of virtual machines at low cost and efficiently. In data transmission and reception between a plurality of virtual computers installed on a real computer, the system includes a buffer means for storing data sent and received between the virtual computers, and a data destination address from the sending side virtual computer. a transfer means for reading data from the sending board computer based on a command and storing it in the buffer means; and when a required amount of data is stored in the buffer means by the transfer means, the data is specified by the data destination address. Interrupt means for generating an interrupt is provided in the receiving side board computer, and the receiving side board computer is configured to read data from the buffer means based on the interrupt.
本発明は、仮想計算機間でデータを転送する仮想計算機
関通信方式に関する。The present invention relates to a virtual machine communication method for transferring data between virtual machines.
近年、1台の実在の計算a(以下、実計算機という)上
に、それぞれのユーザが必要な計算機を仮想的に作り出
し、この上で必要なオペレーティングシステム(以下O
8という)やプログラムを動作できるように構成するこ
とにより、各ユーザはハードウェアの資源を占有してい
るが如く他のユーザから独立して計算機システムを使用
することができる仮想計算機システムの要求が大型計算
機はもとより、小型計算機システムにおいても強まって
いる。従って、仮想計算機のOS間の通信を低価格に、
かつ効率よく実現することができる仮想計算機関通信方
式が望まれている。In recent years, each user has created the necessary computer virtually on one real computer a (hereinafter referred to as the actual computer), and on this, the necessary operating system (hereinafter referred to as O
8) and programs so that they can be run, the requirements for a virtual computer system are met, in which each user can use the computer system independently from other users, just as if they were occupying hardware resources. It is becoming stronger not only for large computers but also for small computer systems. Therefore, communication between the OS of virtual machines can be done at low cost.
There is a need for a virtual computing institution communication system that can be implemented efficiently.
第3図は従来例を示すブロック図である。全図を通じて
同一符号は同一対象物を示す。FIG. 3 is a block diagram showing a conventional example. The same reference numerals indicate the same objects throughout the figures.
実計算機50a上で仮想計算機の機能を実現するために
は仮想計算機1a及び2aは個々に独立して動作できる
ことが必要条件であり、そのため従来は、個々の仮想計
算機のO8は、ハードウェアで構成され、回線のインタ
フェース及びプロトコルに従って回線経由でデータ転送
を行う通信;h制御装置9a及び9bを制御して、通信
制御装置経由で相互に結合することにより通信を行うよ
うに構成されていた。In order to realize the functions of the virtual computers on the real computer 50a, it is necessary for the virtual computers 1a and 2a to be able to operate independently.For this reason, conventionally, the O8 of each virtual computer was configured with hardware. communication in which data is transferred via a line in accordance with the line interface and protocol; h control devices 9a and 9b are controlled and connected to each other via a communication control device to perform communication.
上記のように従来方法によると、仮想計算機を結合する
通信制御装置を必要とし、特に、小型計算機システムに
おいては価格上の課題がある。As described above, the conventional method requires a communication control device to connect virtual machines, which poses a cost problem, especially in small computer systems.
本発明は、仮想計算機のOS間の通信を低価格に、かつ
効率よく実現する仮想計算機関通信方式を提供すること
を目的とする。An object of the present invention is to provide a virtual machine communication method that efficiently realizes communication between OSs of virtual machines at a low cost.
第1図は本発明の原理ブロック図を示す。 FIG. 1 shows a block diagram of the principle of the present invention.
図において、
1は送信側仮想計算機、
2は受信側板想計算機、
3は仮想計算機1及び2間で送受信されるデータを記憶
するバッファ手段、
4は送信側仮想計算機1からのデータ宛先アドレスを含
む指令に基いて送信側仮想計算機1からデータを読出し
てバッファ手段3に格納する転送手段、
5は転送手段4によって所要量のデータがパンノア手段
中に格納されたとき、データ宛先アドレスによって指定
される受信側板想計算機2に割込みを発生する割込手段
である。In the figure, 1 is a sending virtual computer, 2 is a receiving board computer, 3 is a buffer means for storing data sent and received between virtual computers 1 and 2, and 4 includes a data destination address from the sending virtual computer 1. Transfer means reads data from the sending virtual machine 1 based on a command and stores it in the buffer means 3; 5 is designated by a data destination address when the transfer means 4 stores the required amount of data in the panor means; This is an interrupt means that generates an interrupt to the receiving side board computer 2.
従って、受信側板想計算機2は割込みに基いてバッファ
手段3からデータを読取るように構成されている。Therefore, the receiving board computer 2 is arranged to read data from the buffer means 3 on the basis of an interrupt.
本発明によれば、送信側仮想計算機1はデータ宛先アド
レスを含む指令を出力し、転送手段4は指令に基いて送
信側仮想計算機1からデータを読出してバッファ手段3
に格納し、割込手段5は所要量のデータがバッファ手段
中に格納されたとき受信側板想計算機2に割込みを発生
し、受信側板想計算機2は割込みに基いてバッファ手段
3からデータを読取るので、仮想計算機1及び仮想計算
機2はバッファ手段3を介して、容易に通信を行うこと
ができる。According to the present invention, the sending virtual machine 1 outputs a command including a data destination address, and the transfer means 4 reads data from the sending virtual machine 1 based on the command and transfers the data to the buffer means 3.
The interrupt means 5 generates an interrupt to the receiving side board computer 2 when the required amount of data is stored in the buffer means, and the receiving side board computer 2 reads the data from the buffer means 3 based on the interrupt. Therefore, the virtual machine 1 and the virtual machine 2 can easily communicate via the buffer means 3.
以下、本発明の実施例を第2図を参照して説明する。全
図を通じて同一符号は同一対象物を示す。Hereinafter, embodiments of the present invention will be described with reference to FIG. The same reference numerals indicate the same objects throughout the figures.
第2図で第1図に対応するものは一点鎖線で囲んである
。Components in FIG. 2 that correspond to those in FIG. 1 are surrounded by dashed lines.
第2図は、仮想計算機間の通信を遂行する本発明に成る
仮想通信機構10b及び20bを示し、共に同一の構成
を有するが、本発明の作用に関連する構成要素のみ記す
。FIG. 2 shows virtual communication mechanisms 10b and 20b according to the present invention that perform communication between virtual computers, both having the same configuration, but only the components related to the operation of the present invention are described.
仮想計算機1b及び2bは、夫々、実計算機50bの処
理装置、入出力装置などの資源と等価な機能が与えられ
た仮想計算機であって、仮想計算機1bから仮想計算機
2bにデータを転送する例を示す。The virtual computers 1b and 2b are virtual computers each provided with functions equivalent to resources such as a processing unit and an input/output device of the real computer 50b. show.
バッファ3a及び3bは、仮想計算機1b及び2bに対
応して図示省略する主記憶装置の所定領域に設けられ、
仮想計算機1b及び2a間で交換するデータを一時記憶
する。The buffers 3a and 3b are provided in predetermined areas of the main storage device (not shown) corresponding to the virtual machines 1b and 2b,
Temporarily stores data exchanged between the virtual machines 1b and 2a.
インタセプト部4aは、仮想計算機1bから図示省略す
る通信制御装置へ出力される宛先アドレス、入出力指令
を含むデータを取込んで宛先アドレスを判定し、実計算
機50b内のいずれかの仮想計算機に対するアドレスで
あれば指令を解釈し、指令に従って仮想計算機1bから
データを読出してバッファ3aに格納し、バ・ソファ3
aに所定量又は指令によって指定された量のデータが格
納されたとき、バッファ3bが空き状態であればバッフ
ァ3aの内容をバッファ3bに移すと共に後述する割込
起動部5aに通知し、必要により次のデータを仮想計算
機1bからバッファ3aに格納する。The intercept unit 4a determines the destination address by taking in data including a destination address and an input/output command output from the virtual computer 1b to a communication control device (not shown), and determines the destination address, and determines the destination address for any virtual computer in the real computer 50b. If so, interpret the command, read data from the virtual machine 1b according to the command, store it in the buffer 3a, and send the data to the buffer 3a.
When a predetermined amount of data or an amount of data specified by a command is stored in a, and if the buffer 3b is empty, the contents of the buffer 3a are transferred to the buffer 3b, and an interrupt activation unit 5a, which will be described later, is notified, and if necessary, The next data is stored from the virtual machine 1b into the buffer 3a.
割込起動部5aは、宛先アドレスによって指定されたデ
ータ送信先の仮想計算機(ここでは仮想計算機2b)の
後述する割込発生部5bに割込要求を行う。The interrupt starting unit 5a issues an interrupt request to the later-described interrupt generating unit 5b of the virtual machine (virtual machine 2b in this case) that is the data transmission destination specified by the destination address.
割込発生部5bは、仮想計算機2bのO8に対して通信
制御装置と同様の割込みを発生する。The interrupt generation unit 5b generates an interrupt similar to that of the communication control device to O8 of the virtual machine 2b.
従って、■仮想計算機1bは宛先アドレス及び指令を出
力して通信制御装置又は他の仮想計算機へアクセスを行
い、■インタセプト部4aは宛先アドレスを判定してい
ずれの仮想計算機間でもない場合は宛先アドレス及び指
令はそのまま通信制御装置へ出力させ、■宛先アドレス
がいずれかの仮想計算機に属する場合は、指令に従って
バッファ3aにデータを転送する。■バッファ3bが空
き状態であればバッファ3aの内容をバッファ3bに移
す。■割込起動部5aは送信先仮想計算機2bの割込発
生部5bを起動する。■割込発生部5bは仮想計算機2
bに割込要求を行う。■仮想計算機2bはバッファ3b
の内容を所定の記憶領域に移すことによって読取るよう
に構成されている。Therefore, ■The virtual machine 1b outputs a destination address and a command to access the communication control device or another virtual computer, and ■The intercept unit 4a determines the destination address, and if it is not between any virtual computers, the and the command are output as they are to the communication control device, and (2) if the destination address belongs to any virtual machine, the data is transferred to the buffer 3a according to the command. (2) If the buffer 3b is empty, move the contents of the buffer 3a to the buffer 3b. (2) The interrupt activation unit 5a activates the interrupt generation unit 5b of the destination virtual machine 2b. ■The interrupt generation unit 5b is the virtual computer 2
Make an interrupt request to b. ■Virtual computer 2b is buffer 3b
It is configured to read the contents by moving them to a predetermined storage area.
以上説明したように本発明によれば、仮想計算機1b及
び2bから見たとき、仮想通信機構10b及び20bは
一般の通信制御装置と論理的に同一に扱うことが可能で
あり、インタセプト部4a、割込起動部5a及び割込発
生部5bはソフトウェア又はファームウェアによって容
易に実現が可能であると共に、通信回線の複雑な伝送手
順などに従うことなく、データは主記憶装置上に設けら
れたバッファ3a及び3bの間で転送されるので、仮想
計算機間の通信を低価格で、かつ効率よく行うことがで
きるという効果がある。As explained above, according to the present invention, when viewed from the virtual machines 1b and 2b, the virtual communication mechanisms 10b and 20b can be treated logically in the same way as a general communication control device, and the intercepting unit 4a, The interrupt starting unit 5a and the interrupt generating unit 5b can be easily realized by software or firmware, and the data can be transferred to the buffer 3a and the buffer provided on the main storage device without following complicated transmission procedures of communication lines. Since the information is transferred between the virtual machines 3b and 3b, there is an effect that communication between virtual machines can be performed efficiently and at low cost.
【図面の簡単な説明】
第1図は本発明の原理ブロック図、
第2図は本発明の実施例を示すブロック図、第3図は従
来例を示すブロック図である。
図において、
1.1a、1b、2.2a、2bは仮想計算機、3はバ
ッファ手段、3a、、3bはバッファ、4は転送手段、
4aはインタセプト部、5は割込手段、
5aは割込起動部、 5bは割込発生部、9a、9
bは通信制御装置、
10a、20bは仮想通信機構、
50a、50bは実計算機
を示す。
享チ≦ソ月のノQJ’tフ“ロン2図
第 I C]
4(多5日月の芙方芝イタ’+じす)゛0ソノ図傳巳
2 口BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram of the principle of the present invention, FIG. 2 is a block diagram of an embodiment of the present invention, and FIG. 3 is a block diagram of a conventional example. In the figure, 1.1a, 1b, 2.2a, 2b are virtual computers, 3 is a buffer means, 3a, 3b is a buffer, 4 is a transfer means,
4a is an intercept section, 5 is an interrupt means, 5a is an interrupt activation section, 5b is an interrupt generation section, 9a, 9
10a and 20b are virtual communication mechanisms, and 50a and 50b are real computers. Kyōchi≦Sotsuki no QJ'tFron 2 Figure I
2 mouths
Claims (1)
のデータ送受信において、 該仮想計算機(1、2)間で送受信されるデータを記憶
するバッファ手段(3)と、 送信側板想計算機(1)からのデータ宛先アドレスを含
む指令に基いて該送信側板想計算機(1)からデータを
読出して前記バッファ手段(3)に格納する転送手段(
4)と、 該転送手段(4)によって所要量のデータが前記バッフ
ァ手段(3)に格納されたとき、前記データ宛先アドレ
スによって指定される受信側板想計算機(2)に割込み
を発生する割込手段(5)とを設け、 該受信側板想計算機(2)は該割込みに基いて前記バッ
ファ手段(3)からデータを読取ることを特徴とする仮
想計算機間通信方式。[Claims] In transmitting and receiving data between a plurality of virtual machines (1, 2) provided on a real computer, a buffer means (3) for storing data transmitted and received between the virtual machines (1, 2). and a transfer means for reading data from the sending board computer (1) and storing it in the buffer means (3) based on a command including a data destination address from the sending board computer (1).
4) and an interrupt that generates an interrupt to the receiving board computer (2) specified by the data destination address when the required amount of data is stored in the buffer means (3) by the transfer means (4). means (5), and the receiving side board computer (2) reads data from the buffer means (3) based on the interrupt.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63015620A JPH01191234A (en) | 1988-01-26 | 1988-01-26 | Communication system between virtual computers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63015620A JPH01191234A (en) | 1988-01-26 | 1988-01-26 | Communication system between virtual computers |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01191234A true JPH01191234A (en) | 1989-08-01 |
Family
ID=11893751
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63015620A Pending JPH01191234A (en) | 1988-01-26 | 1988-01-26 | Communication system between virtual computers |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01191234A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006318441A (en) * | 2005-05-12 | 2006-11-24 | Microsoft Corp | Partition bus |
JP2010512577A (en) * | 2006-12-06 | 2010-04-22 | マイクロソフト コーポレーション | Optimized interrupt transmission in a virtual environment |
JP2014520321A (en) * | 2011-06-10 | 2014-08-21 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Management of operator message buffer for the combined facility |
JP2019164661A (en) * | 2018-03-20 | 2019-09-26 | Necプラットフォームズ株式会社 | Information processing device, information processing method and program |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267642A (en) * | 1985-09-20 | 1987-03-27 | Hitachi Ltd | Data transfer method between virtual machines |
-
1988
- 1988-01-26 JP JP63015620A patent/JPH01191234A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267642A (en) * | 1985-09-20 | 1987-03-27 | Hitachi Ltd | Data transfer method between virtual machines |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006318441A (en) * | 2005-05-12 | 2006-11-24 | Microsoft Corp | Partition bus |
US8112610B2 (en) | 2005-05-12 | 2012-02-07 | Microsoft Corporation | Partition bus |
JP2010512577A (en) * | 2006-12-06 | 2010-04-22 | マイクロソフト コーポレーション | Optimized interrupt transmission in a virtual environment |
JP4882005B2 (en) * | 2006-12-06 | 2012-02-22 | マイクロソフト コーポレーション | Optimized interrupt transmission in a virtual environment |
JP2014520321A (en) * | 2011-06-10 | 2014-08-21 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Management of operator message buffer for the combined facility |
JP2019164661A (en) * | 2018-03-20 | 2019-09-26 | Necプラットフォームズ株式会社 | Information processing device, information processing method and program |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5909553A (en) | Systems and methods for controlling the transmission of relatively large data objects in a communications system | |
KR100959748B1 (en) | A method for processing programs and data associated with the programs on a computer processor | |
KR100890134B1 (en) | Memory Protection System and Method for Computer Architecture for Broadband Network | |
KR100840113B1 (en) | Processing Module for Computer Architecture on Broadband Network | |
KR100847982B1 (en) | Resource Dedicated Method and System in Computer Architecture on Broadband Network | |
US7996628B2 (en) | Cross adapter shared address translation tables | |
EP0543512B1 (en) | Multiprocessor system | |
US5983259A (en) | Systems and methods for transmitting and receiving data in connection with a communications stack in a communications system | |
JP2000020490A (en) | Computer having remote procedure call mechanism or object request broker mechanism, data transfer method, and transfer method storage medium | |
JPH0950404A (en) | Data transfer between domains using delay page re-mapping | |
US5845151A (en) | System using descriptor and having hardware state machine coupled to DMA for implementing peripheral device bus mastering via USB controller or IrDA controller | |
JPH09224044A (en) | Distribution system | |
US20090300308A1 (en) | Partitioning of a Multiple Logic-Unit-Number SCSI Target | |
US6345241B1 (en) | Method and apparatus for simulation of data in a virtual environment using a queued direct input-output device | |
WO2024217333A1 (en) | Io access method and apparatus based on block storage, and electronic device and medium | |
JPH01191234A (en) | Communication system between virtual computers | |
US5809333A (en) | System for implementing peripheral device bus mastering in desktop PC via hardware state machine for programming DMA controller, generating command signals and receiving completion status | |
JP2019164661A (en) | Information processing device, information processing method and program | |
JPH04295947A (en) | Computer having bus which can perform dynamic allotment | |
US20010025324A1 (en) | Data communication method and apparatus, and storage medium storing program for implementing the method and apparatus | |
Schröder-Preikschat | Peace—A distributed operating system for high-performance multicomputer systems | |
Schroeder-Preikschat | GMD/FIRST| | |
KR19980086588A (en) | System Resource Reduction Tool Using TCP / IP Socket Application | |
Smith | Implementing a transputer SCSI interface | |
JPH01174042A (en) | Line control system |