JPH01143221A - Manufacture of insulating thin film - Google Patents
Manufacture of insulating thin filmInfo
- Publication number
- JPH01143221A JPH01143221A JP30094487A JP30094487A JPH01143221A JP H01143221 A JPH01143221 A JP H01143221A JP 30094487 A JP30094487 A JP 30094487A JP 30094487 A JP30094487 A JP 30094487A JP H01143221 A JPH01143221 A JP H01143221A
- Authority
- JP
- Japan
- Prior art keywords
- reaction chamber
- substrate
- gas
- thin film
- way valve
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000010409 thin film Substances 0.000 title claims description 35
- 238000004519 manufacturing process Methods 0.000 title claims description 22
- 239000000758 substrate Substances 0.000 claims abstract description 32
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 18
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 9
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 9
- 239000001301 oxygen Substances 0.000 claims abstract description 9
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 8
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 8
- 150000001875 compounds Chemical class 0.000 claims abstract description 4
- 239000010703 silicon Substances 0.000 claims description 7
- -1 hydrogen compound Chemical class 0.000 claims description 4
- 239000001257 hydrogen Substances 0.000 claims description 3
- 229910052739 hydrogen Inorganic materials 0.000 claims description 3
- 239000007789 gas Substances 0.000 abstract description 31
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 abstract description 22
- 238000006243 chemical reaction Methods 0.000 abstract description 20
- 238000000034 method Methods 0.000 abstract description 20
- 230000008569 process Effects 0.000 abstract description 14
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 abstract description 12
- 229910021529 ammonia Inorganic materials 0.000 abstract description 11
- 230000015572 biosynthetic process Effects 0.000 abstract description 9
- 238000009826 distribution Methods 0.000 abstract description 4
- 238000010521 absorption reaction Methods 0.000 abstract 1
- 150000004678 hydrides Chemical class 0.000 abstract 1
- 239000010408 film Substances 0.000 description 27
- 239000010410 layer Substances 0.000 description 21
- 238000001179 sorption measurement Methods 0.000 description 13
- 150000003254 radicals Chemical class 0.000 description 11
- 230000000694 effects Effects 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 4
- 150000003377 silicon compounds Chemical class 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000002052 molecular layer Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005121 nitriding Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 239000002994 raw material Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000006557 surface reaction Methods 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000003795 desorption Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000053 physical method Methods 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 101150017268 secM gene Proteins 0.000 description 1
- 238000010517 secondary reaction Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000010802 sludge Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 230000000638 stimulation Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
Landscapes
- Chemical Vapour Deposition (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は絶縁薄膜の製造方法に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a method for manufacturing an insulating thin film.
近年、電子装置、素子の小型化、高性能化、性能向上の
手段として絶縁薄膜が非常に重要な働き?するようにな
っり。特に、シリコンを含む絶縁薄膜は、薄膜トランジ
スタや各種半導体素子のゲート絶縁膜やキャパシター用
絶縁薄膜等、その性能が素子特性に大きな影響を及ぼす
。更にパッシベーションや層間絶縁に使用する絶縁薄膜
は、信頼性向上に必要不可欠である。従来、このような
絶縁薄膜は常圧あるいは減圧下での化学的気相成長技術
や塗布法など化学的方法や真空蒸着法やスパッタリング
法など物理的方法で製造されている。In recent years, insulating thin films have become extremely important as a means to miniaturize, improve performance, and improve the performance of electronic devices and elements. I started doing it. In particular, the performance of insulating thin films containing silicon, such as gate insulating films of thin film transistors, various semiconductor devices, and insulating thin films for capacitors, has a great influence on device characteristics. Furthermore, insulating thin films used for passivation and interlayer insulation are essential for improving reliability. Conventionally, such insulating thin films have been manufactured by chemical methods such as chemical vapor deposition techniques and coating methods under normal pressure or reduced pressure, and physical methods such as vacuum evaporation methods and sputtering methods.
絶縁薄膜の応用範囲が広がるにつれ、大面積基板上に均
一に再現性よく成膜する必要性が高まってきている。特
にデイスプレィ用薄膜素子では重要な問題である。従来
技術では成膜中のガス流せ・圧力の精密制御や蒸発量・
投入電力、基板温度とその分布、ガスの流れ方の検討や
基板回転等、非常に多くの製造パラメータの注意深い管
理が必要であった。その他成膜時間の精確な制御により
、間接的な膜厚制御をしていた。As the range of applications for insulating thin films expands, there is an increasing need to form films uniformly and with good reproducibility on large-area substrates. This is a particularly important problem in thin film elements for displays. Conventional technology requires precise control of gas flow and pressure during film formation, evaporation amount,
Careful management of numerous manufacturing parameters was required, including input power, substrate temperature and its distribution, consideration of gas flow, and substrate rotation. In addition, film thickness was indirectly controlled by accurately controlling the film formation time.
このように薄膜製造パラメータは、多岐にわたり、かつ
その制御に多大な努力が払われているが、基板の大型化
とともに、再現性よく均一な膜厚を有する絶縁薄膜形成
は、ますます困難になってきている。特にデイスプレィ
パネル用絶縁薄膜は、基板が非常に大きい上に、例えば
膜厚の変動がパネルの性能や信頼性に影響を与える。更
に、近年盛んに仙究されている超薄膜全オi用した新し
い素子も、原子1−オーダーの成長速就制御!を正確に
、再現性よくおこなう製造技術が不可欠である。しかし
、従来技術でにこのような要求を満すことが困難であっ
た。As described above, there are a wide variety of thin film manufacturing parameters, and great efforts are being made to control them.However, as substrates become larger, it is becoming increasingly difficult to form insulating thin films with uniform thickness with good reproducibility. It's coming. In particular, insulating thin films for display panels require a very large substrate, and variations in film thickness, for example, affect the performance and reliability of the panel. Furthermore, new devices using ultra-thin film all-I, which have been actively researched in recent years, can control the growth rate on the order of 1 atom! Manufacturing technology that performs this process accurately and with good reproducibility is essential. However, it has been difficult to satisfy these requirements using conventional techniques.
本発明の目的は、広い面積にわたり再現性よく原子層オ
ーダの成膜制御が可能である新しい絶縁薄膜の製造方法
を提供することにある。An object of the present invention is to provide a new method for manufacturing an insulating thin film, which enables film formation control on the order of atomic layers with good reproducibility over a wide area.
本発明の絶縁薄膜の製造方法の構成は、少なくとも1以
上のシリコン元it含む水素化合物あるいはそのラジカ
ルを基板表面に供給して付着させる第1の工程と、前記
基板表面に窒素あるいは識素あるいはこれらの化合物気
体のうち少なくともと全特徴とする。The method for producing an insulating thin film of the present invention includes a first step of supplying and adhering a hydrogen compound containing at least one silicon element or its radical to the substrate surface, and a step of applying nitrogen, nitrogen, or a hydrogen compound thereof to the substrate surface. All characteristics of at least one of the following compound gases:
本発明の構成における第1の工程は基板表面上にシリコ
ン化合物あるいはそのラジカルを層状に吸着させる工程
である。この工程で、吸着エネルギの不充分さや吸着分
子間の立体障害や表面からの熱脱離で吸着層の被覆率が
1以下となることがある。このような場合でも、ヴオル
マー・ウェーバ−様式の島状成長が生じないように、例
えば、成長基板温度や導入シリコン化合物あるいはその
ラジカル種を選定することが最も重要である。即ち、シ
リコン化合物あるいはそのラジカル種の吸着する下地層
への吸着エネルギが既成着層への吸着エネルギより高く
なるように製造条件を選べば層状に吸着層が形成さ扛る
。このような2次元吸本が形成されれば、被覆率が1以
下であっても、本発明の第1および第2の工程ヲ<9返
すことで均一な薄膜形成が可能である。The first step in the structure of the present invention is a step of adsorbing a silicon compound or its radicals onto the surface of the substrate in a layered manner. In this step, the coverage of the adsorption layer may become less than 1 due to insufficient adsorption energy, steric hindrance between adsorbed molecules, or thermal desorption from the surface. Even in such a case, it is most important to select, for example, the temperature of the growth substrate, the introduced silicon compound, or its radical species so as to prevent the formation of island-like growth in the Volmer-Weber style. That is, if manufacturing conditions are selected so that the adsorption energy to the underlying layer to which the silicon compound or its radical species is adsorbed is higher than the adsorption energy to the already formed adhesion layer, a layered adsorption layer will be formed. If such a two-dimensional suction book is formed, even if the coverage is less than 1, it is possible to form a uniform thin film by repeating the first and second steps of the present invention by <9 times.
本発明の第2の工程は、第1の工程で形成したシリコン
化合物あるいはそのラジカル種でなる吸着層を酸化ある
いは窒化させる工程である。この吸着層の酸化あるいは
窒化は、窒素あるいは酸素あるいはそれらの化合物気体
のうち少なくとも1以上を吸着層上に供給することによ
り、表面反応を生じさせるものである。表面吸着層のみ
の反応であるため、その反応は比較的低温で早く進行す
ると共に、この反応が終了時以降、伺ら不都合な二次反
応を生じない。The second step of the present invention is a step of oxidizing or nitriding the adsorption layer made of the silicon compound or its radical species formed in the first step. This oxidation or nitridation of the adsorption layer is performed by supplying at least one of nitrogen, oxygen, or a compound gas thereof onto the adsorption layer to cause a surface reaction. Since the reaction occurs only in the surface adsorption layer, the reaction proceeds quickly at a relatively low temperature, and no undesirable secondary reactions occur after the reaction is completed.
第1の工程において、多少のガス供給量の変動が場所や
成膜時間中に生じても、一部に多層の吸着層が生じるこ
とはない。また、第1の工程で2次元吸着層が形成さn
ていれば、第2の工程において多少の製造条件の変動が
あっても、均一な酸化あるいは窒化シリコン分子層が形
成さ扛る。即ち、本発明は吸着層の形成およびその吸着
層の酸化あるいは窒化という作用を第11用しているた
め、広い範囲にわたって均一な絶縁層形成を可能とし、
更に第1の工程と第2の工程をくり返すことにより、原
子層オーダで成長膜厚を制御できる。しかも、成長膜厚
は各工程のくり返し数で正確に、再現性よく決定できる
。In the first step, even if slight variations in gas supply amount occur at the location or during the film formation time, multi-layered adsorption layers will not be formed in a portion. In addition, a two-dimensional adsorption layer is formed in the first step.
If the manufacturing conditions are slightly changed in the second step, a uniform silicon oxide or silicon nitride molecular layer will be formed. That is, since the present invention uses the functions of forming an adsorption layer and oxidizing or nitriding the adsorption layer, it is possible to form an insulating layer uniformly over a wide range,
Furthermore, by repeating the first step and the second step, the thickness of the grown film can be controlled on the order of atomic layers. Moreover, the thickness of the grown film can be determined accurately and reproducibly by the number of repetitions of each step.
以上述べたように、本発明は、大面積基板上の絶縁薄膜
厚の精密制御を可能とした。更に従来技術では、製造パ
ラメータの注意深い制御を必要とし、自動化・省力化が
困難であった。本発明による製造方法では既に述べたよ
うに、多少の製造パラメータの変動かあっても成長膜厚
が変ることはなく、製造の自動化・省力化が可能となっ
た。更に、絶縁薄膜厚の再現性を向上し、その結果薄膜
トランジスタ等の素子性能も向上させることが出来る。As described above, the present invention enables precise control of the thickness of an insulating thin film on a large-area substrate. Further, the prior art requires careful control of manufacturing parameters, making automation and labor-saving difficult. As described above, in the manufacturing method according to the present invention, even if there is a slight variation in manufacturing parameters, the thickness of the grown film does not change, making it possible to automate and save labor in manufacturing. Furthermore, the reproducibility of the insulating thin film thickness can be improved, and as a result, the performance of elements such as thin film transistors can also be improved.
また、第1および第2の工程’(11−1サイクルとし
て、原子層オーダで薄膜成長させるため、成膜に必要と
する時間は従来技術より長くなるが、成膜をおこなう反
応室に大面積基板を多数枚−度に処理しても、均一な絶
縁薄膜を形成することができるので、本発明の総合的な
スループットは、従来技術と比べて決して低くはない。In addition, since the first and second steps' (11-1 cycles) are used to grow thin films on the order of atomic layers, the time required for film formation is longer than that of conventional techniques; Even if a large number of substrates are processed at once, a uniform insulating thin film can be formed, so the overall throughput of the present invention is by no means lower than that of the prior art.
以下、本発明の実施例について図面7f参照して酸1明
する。Hereinafter, examples of the present invention will be explained with reference to FIG. 7f.
第1図は本発明の第1の実施例に使用した絶縁薄膜製造
装置のブロック図であシ、本実施例はモノシランとアン
モニアを出発原料として利用している。石英製の反応室
1は10 Torr以下まで排気可能であり、三方弁
2,3はマイクロコンピュータで制御され、モノシラン
とアンモニアヲソレぞれ交互に反応室lに導入できるよ
うに動く。反応室1は大型基板4を多数枚収納できる構
造となっており、基板4の加熱は電気炉5により行ない
、約り00℃捷で加熱可能である。反応室l、三方弁2
.3の排ガス管側の排気は、そnぞn別々の真空ポンプ
で行っている。FIG. 1 is a block diagram of an insulating thin film manufacturing apparatus used in a first embodiment of the present invention, in which monosilane and ammonia are used as starting materials. The reaction chamber 1 made of quartz can be evacuated to 10 Torr or less, and the three-way valves 2 and 3 are controlled by a microcomputer and are operated so that monosilane and ammonia can be alternately introduced into the reaction chamber 1. The reaction chamber 1 has a structure that can accommodate a large number of large substrates 4, and the substrates 4 are heated by an electric furnace 5 at a temperature of about 00°C. Reaction chamber 1, three-way valve 2
.. The exhaust gas pipe side in No. 3 is evacuated using separate vacuum pumps.
ここでは単結晶シリコン基板4上に成膜した窒化膜につ
いて述べる。まず、基板4e入れた反応室1に真空ポン
プで排気してI O−’ Torr以下にした後、電気
炉5を用い、基板全350℃まで加熱スル。モノシラン
、アンモニア會それぞれの供給管に流して安定化させる
。流f#はともに39 secMであった。アルゴンA
rのパージガスを反応室1に流し、反応室1の圧力f
I Torr前後になるよう、流量調整パルプ7と主バ
ルブ12t−調整する。Here, a nitride film formed on single crystal silicon substrate 4 will be described. First, the reaction chamber 1 containing the substrate 4e was evacuated with a vacuum pump to a temperature below IO-' Torr, and then the entire substrate was heated to 350° C. using the electric furnace 5. Stabilize by flowing into the monosilane and ammonia supply pipes. Both flow rates f# were 39 secM. Argon A
A purge gas of r is flowed into the reaction chamber 1, and the pressure of the reaction chamber 1 is f.
Adjust the flow rate adjusting pulp 7 and main valve 12t so that it is around I Torr.
このときモノシラン、アンモニア供給ラインの圧力は数
Torrから10数Torrであった。At this time, the pressure in the monosilane and ammonia supply lines was from several Torr to several tens of Torr.
まず、2秒間三方弁2t−操作して、反応室lの側にモ
ノシランを導入し、このモノシランを基板4上に付着さ
せる(第1の工程)。次に、1秒間三方弁2を反応室側
聞として反応室内のガスを置換し、さらに、三方弁3を
操作してアンモニアを反応室1に導入し、これが第1の
工程で形成された吸着層を窒化させる第2の工程である
。この第2の工程終了後、再び1秒間反応室内のガス置
換期間をおき、その後第1の工程にもどる。これらの手
順’tlサイクルとして所定のサイクル数だけくり返す
。First, the three-way valve 2t is operated for 2 seconds to introduce monosilane into the reaction chamber 1, and this monosilane is deposited on the substrate 4 (first step). Next, the gas in the reaction chamber is replaced by using the three-way valve 2 as a side valve for one second, and the three-way valve 3 is further operated to introduce ammonia into the reaction chamber 1, which absorbs the adsorbed gas formed in the first step. The second step is to nitride the layer. After the second step is completed, the gas in the reaction chamber is replaced again for one second, and then the process returns to the first step. These steps are repeated for a predetermined number of cycles as 'tl cycles.
この場合、lサイクルで1分子層の成長ではなかったが
、成長膜厚は正確にサイクル数に比例し、その再現性も
確認でき、原子層オーダの成膜制御可能であることが解
った。この基板内の膜厚分布は±is以内と非常に均一
であった。In this case, although one molecular layer was not grown in one cycle, the thickness of the grown film was accurately proportional to the number of cycles, and its reproducibility was confirmed, indicating that film formation can be controlled on the order of atomic layers. The film thickness distribution within this substrate was extremely uniform within ±is.
なお、本実施例ではモノシランを用いたが、ジシラン金
剛いても同様な効果を得ることができ、更にアンモニア
の代りに酸素を用いて、シリコン酸化膜を形成すること
もできた。さらに、N:とN20の混合気体から酸化窒
化シリコンを形成することもできた。このように各種ガ
スの組み合せでもシリコン系絶縁薄膜が形成できる。Although monosilane was used in this example, a similar effect could be obtained using disilane, and a silicon oxide film could also be formed using oxygen instead of ammonia. Furthermore, silicon oxynitride could also be formed from a mixed gas of N: and N20. In this way, a silicon-based insulating thin film can be formed using a combination of various gases.
また、基鈑温度200〜600℃の範囲で同様な効果が
あったが、200℃以下では付着率及び表面反応が低下
するためにほとんど膜が成長せず、また600℃以上で
は付着モノシランの分解が進んで3次元成長となるため
不適当であった。Similar effects were obtained when the substrate temperature ranged from 200 to 600°C, but below 200°C, the adhesion rate and surface reaction decreased, resulting in almost no film growth, and above 600°C, the attached monosilane decomposed. This was inappropriate because the process progressed to three-dimensional growth.
第2図は本発明の第2の実施例に使用した絶縁薄膜製造
装置のブロック図である。本実施例で使用した装置は第
1図と基本的に同じであるが、ラジカル生成器21.2
2が新たに追加されている。FIG. 2 is a block diagram of an insulating thin film manufacturing apparatus used in a second embodiment of the present invention. The device used in this example is basically the same as that shown in FIG. 1, except that the radical generator 21.2
2 have been newly added.
ラジカルは一般に高周波、直流、あるいはマイクロ波等
の外部刺激による放電により生成されるが、本実施例で
はマイクロ波放電を利用した。また、原料としてモノシ
ランを第1の工程に、酸素と窒素の混合ガスを第2の工
程に使用し、基板4はガラス基板を用いた。実施例1と
同様に、反応室lにガラス基板4を数枚入れて真空にし
た後、電気炉5で基板温度を150℃に加熱した。Radicals are generally generated by discharge caused by external stimulation such as high frequency, direct current, or microwave, and in this example, microwave discharge was used. Furthermore, monosilane was used as a raw material in the first step, a mixed gas of oxygen and nitrogen was used in the second step, and the substrate 4 was a glass substrate. In the same manner as in Example 1, several glass substrates 4 were placed in a reaction chamber 1 and the chamber 1 was evacuated, and then the substrate temperature was heated to 150° C. in an electric furnace 5.
製造手順は第1の実施例と同様に、2秒間モノシランの
ラジカルを供給し、その後1秒間のカス置換期間をもう
ける。この置換ガスはアルゴンを用いたが窒素でも変化
はなかった。更に、2秒間、前記混合ガスのラジカルを
供給し、再び1秒間のガス置換をする。以上一連の手順
を1サイクルとし、所定の回数だけくり返す。The manufacturing procedure is the same as in the first example, in which monosilane radicals are supplied for 2 seconds, followed by a 1 second scum replacement period. Argon was used as the replacement gas, but there was no change even with nitrogen. Further, the radicals of the mixed gas are supplied for 2 seconds, and the gas is replaced again for 1 second. The above series of steps is one cycle, and is repeated a predetermined number of times.
この結果、成膜された膜は高い絶縁性金有する酸化窒化
ケイ素薄膜であシ、ピンホール等の欠陥が非常に少なく
、そのガラス基板内の膜厚分布は±1%以内であった。As a result, the film formed was a highly insulating gold-containing silicon oxynitride thin film with very few defects such as pinholes, and the film thickness distribution within the glass substrate was within ±1%.
この成長膜厚は正確にサイクル数に比例し、その再現性
も良好であった。This grown film thickness was accurately proportional to the number of cycles, and its reproducibility was also good.
尚、ラジカル生成器はどちらか一方だけ動作させても、
同様な効果′f:得ることができた。また、第1の工程
に使用する原料をジシランとし、第2の工程に使用する
ガスも、酸素、窒素、アンモニアの混合ガスや、アンモ
ニアとN20の混合ガスあるいは酸素のみ、窒素のみと
各種の組み合せをしても則じ効果を得ることができた。Furthermore, even if only one of the radical generators is operated,
A similar effect 'f: could be obtained. In addition, the raw material used in the first step is disilane, and the gas used in the second step is a mixed gas of oxygen, nitrogen, and ammonia, a mixed gas of ammonia and N20, or various combinations such as only oxygen or only nitrogen. I was able to get the same effect even though I did it.
更に、ラジカル化させることによシ成股温度を低温化さ
せることができた。Furthermore, by forming radicals, the mating temperature could be lowered.
第3図は本発明の第3の更施例に使用した絶縁薄膜製造
装置のブロック図である。この場合は、第2の工程で使
用する気体、アンモニアと酸素がそれぞれ別々の供給系
の三方向弁31.圧力調整バルブ32.流量計33より
導入できる構造となっている。基板4は単結晶シリコン
であり、約300℃に加熱さ扛ている。まず2秒間ジシ
ラン全供給し、1秒間ガス置換を行い、その後2秒間ア
ンモニアのみを導入し1秒間ガス置換tおこなう。この
一連の手続を第1のサイクルとし、6回第1のサイクル
rくり返した後、第2のサイクルに移る。第2のサイク
ルは1す、2秒間ジシランを供給し、1秒間ガス侠換を
行い、その後2秒間酸素のみを導入し、1秒間カス置換
を行う。この第2のサイクルを2回くり返した後、再び
第1のサイクルにもどる。FIG. 3 is a block diagram of an insulating thin film manufacturing apparatus used in a third alternative embodiment of the present invention. In this case, the gases used in the second step, ammonia and oxygen, are supplied by separate three-way valves 31. Pressure adjustment valve 32. The structure is such that it can be introduced from the flow meter 33. The substrate 4 is made of single crystal silicon and is heated to about 300°C. First, disilane is completely supplied for 2 seconds, gas replacement is performed for 1 second, then only ammonia is introduced for 2 seconds, and gas replacement is performed for 1 second. This series of procedures is defined as a first cycle, and after repeating the first cycle r six times, the process moves to the second cycle. In the second cycle, disilane is supplied for 1 and 2 seconds, gas exchange is performed for 1 second, then only oxygen is introduced for 2 seconds, and sludge replacement is performed for 1 second. After repeating this second cycle twice, the process returns to the first cycle.
以上、第1及び第2のブイクルを1サイクルとし、所定
の回数だけくり返す。As described above, the first and second vehicles are treated as one cycle, and the cycle is repeated a predetermined number of times.
本実施例において、その成長膜厚は正確にサイクル数に
比例し、その再現性も高かった。成膜さnた薄膜は、酸
化シリコン並みの絶縁破壊電界を有し、更に誘電率も高
いという特徴をもっていた。In this example, the grown film thickness was accurately proportional to the number of cycles, and its reproducibility was also high. The thin film thus formed had a dielectric breakdown electric field comparable to that of silicon oxide, and also had a high dielectric constant.
また、イオンに対するバリヤ効果は窒化シリコン並みに
あり、ゲート絶縁層やキャパシタ等に利用できる。Furthermore, it has a barrier effect against ions comparable to that of silicon nitride, and can be used for gate insulating layers, capacitors, etc.
尚、第1の工程に使用する気体はモノシラン等でもよく
、第2の工程に使用する気体も、目的に応じて、各種組
み合せをしても、同様の効果を得ることかできた。更に
、供給気体をラジカル化させることにより、いくらか低
温でも成膜することができ、その膜質はラジカル化させ
ても大差なかった。Incidentally, the gas used in the first step may be monosilane or the like, and the gas used in the second step may be used in various combinations depending on the purpose, and similar effects could be obtained. Furthermore, by radicalizing the supplied gas, it was possible to form a film even at a somewhat low temperature, and the quality of the film did not change much even if the gas was radicalized.
以上説明したように本発明の絶縁薄膜の製造方法は、原
子層オーダで成長膜厚を制御する。また、大面積基板を
多数−度に処理をしても、再現性よく均一な薄膜形成が
可能であった。更に、ガスの流れ方や基板回転等、装置
上特別な工夫をしなくても、均一な薄膜が形成できた。As explained above, the insulating thin film manufacturing method of the present invention controls the grown film thickness on the order of atomic layers. Further, even if a large-area substrate was processed many times, it was possible to form a uniform thin film with good reproducibility. Furthermore, a uniform thin film could be formed without any special equipment modifications such as gas flow or substrate rotation.
このため製造装置の構造は従来のものより簡単になった
。一方、サイクル叡で成膜厚が正確に制御できるため、
プロセス全体の自動化・省力化艇できた。プロセス全体
のスループットは従来のものと大差なかった。Therefore, the structure of the manufacturing equipment is simpler than the conventional one. On the other hand, since the film thickness can be controlled accurately with cycle control,
The entire process was automated and labor-saving. The throughput of the entire process was not significantly different from that of the conventional method.
本発明による成膜されたシリコン系絶縁薄膜は、絶縁性
に優れ、ピンホール等の欠陥は非常に少なかった。The silicon-based insulating thin film formed according to the present invention had excellent insulation properties and had very few defects such as pinholes.
なお、本発明は薄膜トランジスタ用など多くの応用が考
えられるが、特に原子層オーダで膜厚が制御できること
を利用して、超格子構造のデバイス製造等の新しい応用
も可能となる。The present invention can be applied to many applications such as thin film transistors, but by taking advantage of the fact that the film thickness can be controlled on the order of atomic layers, new applications such as the production of devices with superlattice structures are also possible.
第1図、第2図および第3図は本発明の第1゜第2およ
び第3実施例に使用される絶縁薄膜製造装置のプ°・り
図である′ヘ
ト・・・・・反応室、2.3.31・・・・・・三方弁
、4・・・・・・基板、5・・・・・・電気炉、6,7
,8.32・・・・・・圧力調整パルプ、9,1011
1,16・°゛・°°圧力計、12・・・・・・主パル
7’、13,14,15.33・・・・・・流量計、2
1.22・・・・・ラジカル生成器。
代理人 弁理士 内 原 音Figures 1, 2 and 3 are schematic diagrams of the insulating thin film manufacturing apparatus used in the first, second and third embodiments of the present invention. , 2.3.31... Three-way valve, 4... Board, 5... Electric furnace, 6,7
, 8.32... Pressure adjustment pulp, 9,1011
1, 16・°゛・°°Pressure gauge, 12... Main pulse 7', 13, 14, 15.33... Flow meter, 2
1.22... Radical generator. Agent Patent Attorney Oto Uchihara
Claims (1)
るいはそのラジカルを基板表面に供給して付着させる第
1の工程と、前記基板表面に窒素あるいは酸素あるいは
これらの化合物気体のうち少なくとも1以上を供給する
第2の工程とを交互に行なうことを特徴とする絶縁薄膜
の製造方法。A first step of supplying and adhering a hydrogen compound containing at least one silicon element or its radical to the substrate surface, and a second step of supplying at least one of nitrogen, oxygen, or a gaseous compound thereof to the substrate surface. 1. A method for producing an insulating thin film, comprising alternating the steps of
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30094487A JPH01143221A (en) | 1987-11-27 | 1987-11-27 | Manufacture of insulating thin film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30094487A JPH01143221A (en) | 1987-11-27 | 1987-11-27 | Manufacture of insulating thin film |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01143221A true JPH01143221A (en) | 1989-06-05 |
Family
ID=17890976
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30094487A Pending JPH01143221A (en) | 1987-11-27 | 1987-11-27 | Manufacture of insulating thin film |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01143221A (en) |
Cited By (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03250626A (en) * | 1990-01-30 | 1991-11-08 | Mitsubishi Electric Corp | Thin film formation method |
| JP2002217317A (en) * | 2001-01-16 | 2002-08-02 | Sony Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
| JP2002222876A (en) * | 2001-01-25 | 2002-08-09 | Sony Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
| JP2004040110A (en) * | 2002-07-08 | 2004-02-05 | Samsung Electronics Co Ltd | Method for depositing a silicon dioxide layer on a substrate by atomic layer deposition |
| US6825134B2 (en) | 2002-03-26 | 2004-11-30 | Applied Materials, Inc. | Deposition of film layers by alternately pulsing a precursor and high frequency power in a continuous gas flow |
| US6855368B1 (en) | 2000-06-28 | 2005-02-15 | Applied Materials, Inc. | Method and system for controlling the presence of fluorine in refractory metal layers |
| US6878206B2 (en) | 2001-07-16 | 2005-04-12 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
| US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
| US6936906B2 (en) | 2001-09-26 | 2005-08-30 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
| US6958296B2 (en) | 2001-05-07 | 2005-10-25 | Applied Materials, Inc. | CVD TiSiN barrier for copper integration |
| US6998579B2 (en) | 2000-12-29 | 2006-02-14 | Applied Materials, Inc. | Chamber for uniform substrate heating |
| US7022948B2 (en) | 2000-12-29 | 2006-04-04 | Applied Materials, Inc. | Chamber for uniform substrate heating |
| US7049226B2 (en) | 2001-09-26 | 2006-05-23 | Applied Materials, Inc. | Integration of ALD tantalum nitride for copper metallization |
| US7085616B2 (en) | 2001-07-27 | 2006-08-01 | Applied Materials, Inc. | Atomic layer deposition apparatus |
| US7094680B2 (en) | 2001-02-02 | 2006-08-22 | Applied Materials, Inc. | Formation of a tantalum-nitride layer |
| US7101795B1 (en) | 2000-06-28 | 2006-09-05 | Applied Materials, Inc. | Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer |
| US7115499B2 (en) | 2002-02-26 | 2006-10-03 | Applied Materials, Inc. | Cyclical deposition of tungsten nitride for metal oxide gate electrode |
| US7201803B2 (en) | 2001-03-07 | 2007-04-10 | Applied Materials, Inc. | Valve control system for atomic layer deposition chamber |
| US7211144B2 (en) | 2001-07-13 | 2007-05-01 | Applied Materials, Inc. | Pulsed nucleation deposition of tungsten layers |
| US7262133B2 (en) | 2003-01-07 | 2007-08-28 | Applied Materials, Inc. | Enhancement of copper line reliability using thin ALD tan film to cap the copper line |
| JP2008109093A (en) * | 2006-09-28 | 2008-05-08 | Tokyo Electron Ltd | Film forming method and film forming apparatus |
| US7405158B2 (en) | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
| US7439191B2 (en) | 2002-04-05 | 2008-10-21 | Applied Materials, Inc. | Deposition of silicon layers for active matrix liquid crystal display (AMLCD) applications |
| JP2008255493A (en) * | 2001-10-15 | 2008-10-23 | Micron Technology Inc | Atomic layer deposition apparatus and method |
| US7501355B2 (en) | 2006-06-29 | 2009-03-10 | Applied Materials, Inc. | Decreasing the etch rate of silicon nitride by carbon addition |
| US7501344B2 (en) | 2000-06-27 | 2009-03-10 | Applied Materials, Inc. | Formation of boride barrier layers using chemisorption techniques |
| US7540920B2 (en) | 2002-10-18 | 2009-06-02 | Applied Materials, Inc. | Silicon-containing layer deposition with silicon compounds |
| JP2009120964A (en) * | 2009-02-26 | 2009-06-04 | Tokyo Electron Ltd | Treatment device and thin film deposition method |
| US7547952B2 (en) | 2003-04-04 | 2009-06-16 | Applied Materials, Inc. | Method for hafnium nitride deposition |
| US7588980B2 (en) | 2006-07-31 | 2009-09-15 | Applied Materials, Inc. | Methods of controlling morphology during epitaxial layer formation |
| US7595263B2 (en) | 2003-06-18 | 2009-09-29 | Applied Materials, Inc. | Atomic layer deposition of barrier materials |
| JP2010539730A (en) * | 2007-09-18 | 2010-12-16 | レール・リキード−ソシエテ・アノニム・プール・レテュード・エ・レクスプロワタシオン・デ・プロセデ・ジョルジュ・クロード | Method for forming a silicon-containing film |
| JP2011049596A (en) * | 2008-09-29 | 2011-03-10 | Tokyo Electron Ltd | Mask pattern forming method, fine pattern forming method, and film deposition apparatus |
| JP2011061218A (en) * | 2007-12-26 | 2011-03-24 | Hitachi Kokusai Electric Inc | Method of manufacturing semiconductor device and substrate processing apparatus |
| US8227032B2 (en) | 2005-03-17 | 2012-07-24 | L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Method of forming silicon oxide containing films |
| US8387557B2 (en) | 2005-06-21 | 2013-03-05 | Applied Materials | Method for forming silicon-containing materials during a photoexcitation deposition process |
| US12187853B2 (en) | 2020-06-18 | 2025-01-07 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Silicon-based self-assembling monolayer compositions and surface preparation using the same |
-
1987
- 1987-11-27 JP JP30094487A patent/JPH01143221A/en active Pending
Cited By (47)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03250626A (en) * | 1990-01-30 | 1991-11-08 | Mitsubishi Electric Corp | Thin film formation method |
| US7501344B2 (en) | 2000-06-27 | 2009-03-10 | Applied Materials, Inc. | Formation of boride barrier layers using chemisorption techniques |
| US7405158B2 (en) | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
| US7465666B2 (en) | 2000-06-28 | 2008-12-16 | Applied Materials, Inc. | Method for forming tungsten materials during vapor deposition processes |
| US6855368B1 (en) | 2000-06-28 | 2005-02-15 | Applied Materials, Inc. | Method and system for controlling the presence of fluorine in refractory metal layers |
| US7101795B1 (en) | 2000-06-28 | 2006-09-05 | Applied Materials, Inc. | Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer |
| US7235486B2 (en) | 2000-06-28 | 2007-06-26 | Applied Materials, Inc. | Method for forming tungsten materials during vapor deposition processes |
| US7115494B2 (en) | 2000-06-28 | 2006-10-03 | Applied Materials, Inc. | Method and system for controlling the presence of fluorine in refractory metal layers |
| US7033922B2 (en) | 2000-06-28 | 2006-04-25 | Applied Materials. Inc. | Method and system for controlling the presence of fluorine in refractory metal layers |
| US6998579B2 (en) | 2000-12-29 | 2006-02-14 | Applied Materials, Inc. | Chamber for uniform substrate heating |
| US7022948B2 (en) | 2000-12-29 | 2006-04-04 | Applied Materials, Inc. | Chamber for uniform substrate heating |
| JP2002217317A (en) * | 2001-01-16 | 2002-08-02 | Sony Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
| JP2002222876A (en) * | 2001-01-25 | 2002-08-09 | Sony Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
| US7781326B2 (en) | 2001-02-02 | 2010-08-24 | Applied Materials, Inc. | Formation of a tantalum-nitride layer |
| US7094680B2 (en) | 2001-02-02 | 2006-08-22 | Applied Materials, Inc. | Formation of a tantalum-nitride layer |
| US7201803B2 (en) | 2001-03-07 | 2007-04-10 | Applied Materials, Inc. | Valve control system for atomic layer deposition chamber |
| US6958296B2 (en) | 2001-05-07 | 2005-10-25 | Applied Materials, Inc. | CVD TiSiN barrier for copper integration |
| US7211144B2 (en) | 2001-07-13 | 2007-05-01 | Applied Materials, Inc. | Pulsed nucleation deposition of tungsten layers |
| US10280509B2 (en) | 2001-07-16 | 2019-05-07 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
| US6878206B2 (en) | 2001-07-16 | 2005-04-12 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
| US7085616B2 (en) | 2001-07-27 | 2006-08-01 | Applied Materials, Inc. | Atomic layer deposition apparatus |
| US7049226B2 (en) | 2001-09-26 | 2006-05-23 | Applied Materials, Inc. | Integration of ALD tantalum nitride for copper metallization |
| US6936906B2 (en) | 2001-09-26 | 2005-08-30 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
| US7352048B2 (en) | 2001-09-26 | 2008-04-01 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
| US7494908B2 (en) | 2001-09-26 | 2009-02-24 | Applied Materials, Inc. | Apparatus for integration of barrier layer and seed layer |
| JP2008255493A (en) * | 2001-10-15 | 2008-10-23 | Micron Technology Inc | Atomic layer deposition apparatus and method |
| US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
| US7115499B2 (en) | 2002-02-26 | 2006-10-03 | Applied Materials, Inc. | Cyclical deposition of tungsten nitride for metal oxide gate electrode |
| US7429516B2 (en) | 2002-02-26 | 2008-09-30 | Applied Materials, Inc. | Tungsten nitride atomic layer deposition processes |
| US6825134B2 (en) | 2002-03-26 | 2004-11-30 | Applied Materials, Inc. | Deposition of film layers by alternately pulsing a precursor and high frequency power in a continuous gas flow |
| US7439191B2 (en) | 2002-04-05 | 2008-10-21 | Applied Materials, Inc. | Deposition of silicon layers for active matrix liquid crystal display (AMLCD) applications |
| JP2004040110A (en) * | 2002-07-08 | 2004-02-05 | Samsung Electronics Co Ltd | Method for depositing a silicon dioxide layer on a substrate by atomic layer deposition |
| US7540920B2 (en) | 2002-10-18 | 2009-06-02 | Applied Materials, Inc. | Silicon-containing layer deposition with silicon compounds |
| US7262133B2 (en) | 2003-01-07 | 2007-08-28 | Applied Materials, Inc. | Enhancement of copper line reliability using thin ALD tan film to cap the copper line |
| US7547952B2 (en) | 2003-04-04 | 2009-06-16 | Applied Materials, Inc. | Method for hafnium nitride deposition |
| US7595263B2 (en) | 2003-06-18 | 2009-09-29 | Applied Materials, Inc. | Atomic layer deposition of barrier materials |
| US8227032B2 (en) | 2005-03-17 | 2012-07-24 | L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Method of forming silicon oxide containing films |
| US8613976B2 (en) | 2005-03-17 | 2013-12-24 | L'Air Liquide, SociétéAnonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Method of forming silicon oxide containing films |
| US8387557B2 (en) | 2005-06-21 | 2013-03-05 | Applied Materials | Method for forming silicon-containing materials during a photoexcitation deposition process |
| US7501355B2 (en) | 2006-06-29 | 2009-03-10 | Applied Materials, Inc. | Decreasing the etch rate of silicon nitride by carbon addition |
| US7588980B2 (en) | 2006-07-31 | 2009-09-15 | Applied Materials, Inc. | Methods of controlling morphology during epitaxial layer formation |
| JP2008109093A (en) * | 2006-09-28 | 2008-05-08 | Tokyo Electron Ltd | Film forming method and film forming apparatus |
| JP2010539730A (en) * | 2007-09-18 | 2010-12-16 | レール・リキード−ソシエテ・アノニム・プール・レテュード・エ・レクスプロワタシオン・デ・プロセデ・ジョルジュ・クロード | Method for forming a silicon-containing film |
| JP2011061218A (en) * | 2007-12-26 | 2011-03-24 | Hitachi Kokusai Electric Inc | Method of manufacturing semiconductor device and substrate processing apparatus |
| JP2011049596A (en) * | 2008-09-29 | 2011-03-10 | Tokyo Electron Ltd | Mask pattern forming method, fine pattern forming method, and film deposition apparatus |
| JP2009120964A (en) * | 2009-02-26 | 2009-06-04 | Tokyo Electron Ltd | Treatment device and thin film deposition method |
| US12187853B2 (en) | 2020-06-18 | 2025-01-07 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Silicon-based self-assembling monolayer compositions and surface preparation using the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01143221A (en) | Manufacture of insulating thin film | |
| US7906168B2 (en) | Film formation method and apparatus for forming silicon oxide film | |
| US7651730B2 (en) | Method and apparatus for forming silicon oxide film | |
| US7825039B2 (en) | Vertical plasma processing method for forming silicon containing film | |
| US7964241B2 (en) | Film formation method and apparatus for semiconductor process | |
| US8357619B2 (en) | Film formation method for forming silicon-containing insulating film | |
| US6207587B1 (en) | Method for forming a dielectric | |
| CN101562133B (en) | Film formation method and apparatus for forming silicon-containing insulating film doped with metal | |
| KR100480500B1 (en) | Process for depositing insulating film on substrate at low temperature | |
| US7442656B2 (en) | Method and apparatus for forming silicon oxide film | |
| JPH03155625A (en) | Manufacturing method of plasma CVD film | |
| US8168270B2 (en) | Film formation method and apparatus for semiconductor process | |
| JP2789587B2 (en) | Manufacturing method of insulating thin film | |
| WO1999050899A1 (en) | Method for forming film | |
| JPH01204434A (en) | Manufacture of insulating thin film | |
| JP2663471B2 (en) | Manufacturing method of insulating thin film | |
| JP2803556B2 (en) | Method of forming barrier metal layer | |
| US20240060174A1 (en) | Method of forming material within a recess | |
| JPH11330080A (en) | Hydrogen treatment method | |
| JPH02102534A (en) | Formation of semiconductor device | |
| JPS6262529A (en) | Forming method for silicon nitride film | |
| TW202343674A (en) | Method of forming low-k material layer with high-frequency power, structure including the layer, and system for forming same | |
| KR20240017753A (en) | Method of forming treated silicon-carbon material | |
| JPS6299463A (en) | Deposited film formation method | |
| JPH02110920A (en) | Manufacture of thin film of amorphous semiconductor |